- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370471 > HD66740WTB0 (Hitachi,Ltd.) 112 x 80-dot Graphics LCD Controller/Driver PDF資料下載
參數(shù)資料
| 型號： | HD66740WTB0 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 112 x 80-dot Graphics LCD Controller/Driver |
| 中文描述： | 112 × 80點圖形LCD控制器/驅(qū)動器 |
| 文件頁數(shù)： | 41/95頁 |
| 文件大?。?/td> | 856K |
| 代理商： | HD66740WTB0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁
HD66740
41
Parallel Data Transfer
8-bit Bus Interface
Setting the IM2/1/0 (interface mode) to the GND/Vcc/GND level allows E-clock-synchronized 8-bit
parallel data transfer. Setting the IM2/1/0 (interface mode) to the Vcc/Vcc/GND level allows 80-
system 8-bit parallel data transfer. When the number of buses or the mounting area is limited, use a 4-
bit bus interface or serial data transfer.
C0
C1
C2
A0–A7
E/WR*
RS
R/W / RD*
(CS*)
DB0–DB7
H8/325
HD66740
8
*Interface via I/O port
Figure 17 Interface to 8-bit Microcomputer
4-bit Bus Interface
Setting the IM2/1/0 (interface mode) to the GND/Vcc/Vcc level allows E-clock-synchronized 4-bit
parallel data transfer using pins DB7-DB4. Setting the IM2/1/0 (interface mode) to the Vcc/Vcc/Vcc
level allows 80-system 4-bit parallel data transfer. The 8-bit instructions and RAM data are divided into
four upper/lower bits and the transfer starts from the upper four bits.
Note:
Transfer synchronization function for a 4-bit bus interface
The HD66740 supports the transfer synchronization function which resets the upper/lower
counter to count upper/lower 4-bit data transfer in the 4-bit bus interface. Noise causing
transfer mismatch between the four upper and lower bits can be corrected by a reset triggered by
consecutively writing a 0000 instruction four times. The next transfer starts from the upper
four bits. Executing synchronization function periodically can recover any runaway in the
display system.
"0000"
"0000"
"0000"
"0000"
RS
R/W
E
DB7–
DB4
Upper
Lower
(4-bit transfer synchronization)
(1)
(2)
(3)
(4)
Upper/
lower
Figure 18 4-bit Transfer Synchronization
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD66751 | 128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66750TB0 | 122 x 32 pixel format, Compact LCD size |
| HD66750 | 128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66751TB0 | 128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66760 | 104 X 80-dot Graphics LCD Controller/Driver for 256 Colors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD66741 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66750 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66750TB0 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66751 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66751S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。