- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370473 > HD74AC194 (Hitachi,Ltd.) RB Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 24V; Power: 1W; Low Cost 1W Converter; Power Sharing on Dual Output Version; Industry Standard Pinout; 1kVDC & 2kVDC Isolation Options; Optional Continuous Short Circuit Protected; UL94V-0 Package Material; Efficiency to 85% PDF資料下載
參數(shù)資料
| 型號： | HD74AC194 |
| 廠商： | Hitachi,Ltd. |
| 元件分類： | DC/DC變換器 |
| 英文描述： | RB Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 24V; Power: 1W; Low Cost 1W Converter; Power Sharing on Dual Output Version; Industry Standard Pinout; 1kVDC & 2kVDC Isolation Options; Optional Continuous Short Circuit Protected; UL94V-0 Package Material; Efficiency to 85% |
| 中文描述： | 4位雙向移位寄存器Unviersal |
| 文件頁數(shù)： | 1/11頁 |
| 文件大?。?/td> | 69K |
| 代理商： | HD74AC194 |
HD74AC194
4-bit Bidirectional Unviersal Shift Register
Description
This bidirectional shift register is designed to incorporate virtually all of the features a system designer may
want in a shift register. It features parallel inputs, parallel outputs, right shift and left shift serial inputs,
operating mode control inputs, and a direct overriding clear line. The register has four destinct modes of
operation: parallel (broadside) load, shift right (in the direction Q
0
toward Q
3
); shift left; inhibit clock (do
nothing).
Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode
control inputs, S
0
and S
1
, high. The data are loaded into their respective flip-flops and appear at the output
after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is
accomplished synchronously with the rising edge of the clock pulse when S
0
is high and S
1
is low. Serial
date for this mode is entered at the shift right data input. When S
0
is low and S
1
is high, data shifts left
synchronously and new data is entered at the shifts left serial input. Clocking of the flip-flops is inhibited
when both mode control inputs are low. The mode control inputs should be changed only when the clock
input is high.
Features
Asynchronous Master Reset
Hole (Do Nothing) Mode
Outputs Source/Sink 24 mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74AC195 | 4-bit Parallel-Access Shift Register |
| HD74AC240 | Octal Buffer/Line Driver with 3-State Output |
| HD74ACT240 | Octal Buffer/Line Driver with 3-State Output |
| HD74AC241 | Octal Buffer/Line Driver with 3-State Output |
| HD74ACT241 | 3-Line To 8-Line Decoders/Demultiplexers 16-CDIP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74AC194FPEL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:4-bit Bidirectional Unviersal Shift Register |
| HD74AC194RPEL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:4-bit Bidirectional Unviersal Shift Register |
| HD74AC195 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-bit Parallel-Access Shift Register |
| HD74AC195FPEL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:4-bit Parallel-Access Shift Register |
| HD74AC195RPEL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:4-bit Parallel-Access Shift Register |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。