- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370474 > HD74AC74 (Hitachi,Ltd.) Dual D-Type Positive Edge-Triggered Flip-Flop PDF資料下載
參數(shù)資料
| 型號： | HD74AC74 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | Dual D-Type Positive Edge-Triggered Flip-Flop |
| 中文描述： | 雙D型上升沿觸發(fā)器 |
| 文件頁數(shù)： | 3/10頁 |
| 文件大?。?/td> | 61K |
| 代理商： | HD74AC74 |
HD74AC74
3
Truth Table
(Each Half)
Inputs
S
D
L
Outputs
C
D
H
CP
D
Q
Q
X
X
H
L
H
L
X
X
L
H
L
L
X
X
H
H
H
H
H
H
L
H
H
L
L
H
H
H
L
X
H
L
X
Q
0
Q
0
:
:
:
: Low-to-High Clock Transition
Q
0
(
Q
0
) :
Previous Q (
Q
) before Low-to-High Transition of Clock
High Voltage Level
Low Voltage Level
Immaterial
Logic Diagram
S
D
C
D
D
Q
Q
CP
Please note that this diagram is provised only for the understanding of logic operations and should not be
used to estimate propagation delays.
DC Characteristics
(unless otherwise specified)
Item
Symbol
Max
Unit
Condition
Maximum quiescent supply current
I
CC
40
μ
A
V
= V
or ground, V
CC
= 5.5 V,
Ta = Worst case
Maximum quiescent supply current
I
CC
4.0
μ
A
V
= V
CC
or ground, V
CC
= 5.5 V,
Ta = 25
°
C
相關PDF資料 |
PDF描述 |
|---|---|
| HD74AC86 | Quad 2-Input Exclusive-OR-Gate |
| HD74ACT86 | Quad 2-Input Exclusive-OR-Gate(四2輸入異或門) |
| HD74ACT107 | Dual JK Flip-Flop (with Separate Clear and Clock) |
| HD74AC107 | Dual JK Flip-Flop (with Separate Clear and Clock)(雙JK觸發(fā)器(帶獨立清除和時鐘)) |
| HD74ACT112 | Dual JK Negative Edge-Triggered Flip-Flop |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HD74AC74FP | 制造商:Renesas Electronics Corporation 功能描述: |
| HD74AC74FPEL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Dual D-Type Positive Edge-Triggered Flip-Flop |
| HD74AC74P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FLIP-FLOP|DUAL|D TYPE|AC-CMOS|DIP|14PIN|PLASTIC |
| HD74AC74RP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FLIP-FLOP|DUAL|D TYPE|AC-CMOS|SOP|14PIN|PLASTIC |
| HD74AC74RPEL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Dual D-Type Positive Edge-Triggered Flip-Flop |
發(fā)布緊急采購，3分鐘左右您將得到回復。