- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370475 > HD74ALVCH16269 (Hitachi,Ltd.) 12-bit to 24-bit Registered Bus Transceivers with 3-state Outputs(三態(tài)輸出的12位至24位寄存總線收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HD74ALVCH16269 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 12-bit to 24-bit Registered Bus Transceivers with 3-state Outputs(三態(tài)輸出的12位至24位寄存總線收發(fā)器) |
| 中文描述： | 12位至24位注冊(cè)總線收發(fā)器具有三態(tài)輸出（三態(tài)輸出的12位至24位寄存總線收發(fā)器） |
| 文件頁數(shù)： | 1/13頁 |
| 文件大?。?/td> | 66K |
| 代理商： | HD74ALVCH16269 |
HD74ALVCH16269
12-bit to 24-bit Registered Bus Transceivers
with 3-state Outputs
ADE-205-136 (Z)
Preliminary 1st. Edition
May 1996
Description
The HD74ALVCH16269 is used in applications where two separate ports must be multiplexed onto, or
demultiplexed from, a single port. The device is particularly suitable as an interface between
synchronous DRAMs and high speed microprocessors. Data is stored in the internal B port registers on
the low to high transition of the clock (CLK) input when the appropriate clock enable (
CLKENA
)
inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a
24-bit word on the B port. For data transfer in the B to A direction, a single storage register is
provided. The select (
SEL
) line selects 1B or 2B data for the A outputs. The register on the A output
permits the fastest possible data transfer, thus extending the period that the data is valid on the bus.
The control terminals are registered so that all transactions are synchronous with CLK. Data flow is
controlled by the active low output enables (
OEA
,
OEB1
,
OEB2
). Active bus hold circuitry is
provided to hold unused or floating data inputs at a valid logic level.
Features
V
CC
= 2.3 V to 3.6 V
Typical V
OL
ground bounce < 0.8 V (@V
CC
= 3.3 V, Ta = 25°C)
Typical V
OH
undershoot > 2.0 V (@V
CC
= 3.3 V, Ta = 25°C)
High output current ±24 mA (@V
CC
= 3.0 V)
Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74ALVCH16270 | 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs(三態(tài)輸出的12位至24位寄存總線交換器) |
| HD74ALVCH162721 | 3.3-V 20-bit Flip Flops with 3-state Outputs(三態(tài)輸出的3.3V20位D觸發(fā)器) |
| HD74ALVCH162820 | 3.3-V 10-bit Flip Flops with Dual Outputs and 3-state Outputs(帶雙輸出和三態(tài)輸出的3.3V10位D觸發(fā)器) |
| HD74ALVCH162821 | 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs(三態(tài)輸出的3.3V20位總線接口D觸發(fā)器) |
| HD74ALVCH162825 | 18-bit Buffers / Drivers with 3-state Outputs(三態(tài)輸出18位緩沖器/驅(qū)動(dòng)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74ALVCH16270 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs |
| HD74ALVCH162721 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:3.3-V 20-bit Flip Flops with 3-state Outputs |
| HD74ALVCH162820 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:3.3-V 10-bit Flip Flops with Dual Outputs and 3-state Outputs |
| HD74ALVCH162821 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs |
| HD74ALVCH162825 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:18-bit Buffers / Drivers with 3-state Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。