- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370475 > HD74ALVCH162831 (Hitachi,Ltd.) 1-bit 4-bit Address Register / Driver with 3-state Outputs(三態(tài)輸出的1位-4位地址寄存器/驅(qū)動(dòng)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HD74ALVCH162831 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 1-bit 4-bit Address Register / Driver with 3-state Outputs(三態(tài)輸出的1位-4位地址寄存器/驅(qū)動(dòng)器) |
| 中文描述： | 1位4位地址寄存器/驅(qū)動(dòng)器，三態(tài)輸出（三態(tài)輸出的1位-4位地址寄存器/驅(qū)動(dòng)器） |
| 文件頁數(shù)： | 1/13頁 |
| 文件大?。?/td> | 61K |
| 代理商： | HD74ALVCH162831 |
HD74ALVCH162831
1-bit 4-bit Address Register / Driver with 3-state Outputs
ADE-205-195 (Z)
Preliminary
1st. Edition
March 1998
Description
This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V V
CC
operation. The device is ideal
for use in applications in which a single address bus is driving four separate memory locations. The
HD74ALVCH162831 can be used as a buffer or a register, depending on the logic level of the select (
SEL
)
input. When
SEL
is logic high, the device is in the buffer mode. The outputs follow the inputs and are
controlled by the two output enable (
OE
) controls. Each
OE
controls two groups of nine outputs. When
SEL
is logic low, the device is in the register mode. The register is an edge triggered D-type flip flop. On
the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers.
OE
controls operate the same as in buffer mode. When
OE
is logic low, the outputs are in a normal logic
state (high or low logic level). When
OE
is logic high, the outputs are in the high impedance state. To
ensure the high impedance state during power up or power down,
OE
should be tied to V
CC
through a
pullup registor; the minimum value of the registor is determined by the current sinking capability of the
driver.
SEL
and
OE
do not affect the internal operation of the flip flops. Old data can be retained or new
data can be entered while the outputs are in the high impedance state. Active bus hold circuitry is provided
to hold unused or floating data inputs at a valid logic level. All outputs, which are designed to sink up to
12 mA, include 26
resistors to reduce overshoot and undershoot.
Features
V
CC
= 2.3 V to 3.6 V
Typical V
OL
ground bounce < 0.8 V (@V
CC
= 3.3 V, Ta = 25°C)
Typical V
OH
undershoot > 2.0 V (@V
CC
= 3.3 V, Ta = 25°C)
High output current ±12 mA (@V
CC
= 3.0 V)
Bus hold on data inputs eliminates the need for external pullup / pulldown resistors.
All outputs have equivalent 26
series resistors, so no external resistors are required.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74ALVCH162835 | 18-bit Universal Bus Drivers with 3-state Outputs(三態(tài)輸出的18位通用總線驅(qū)動(dòng)器) |
| HD74ALVCH162836 | 20-bit Universal Bus Driver with 3-state Outputs(三態(tài)輸出的20位通用總線驅(qū)動(dòng)器) |
| HD74ALVCH16334 | 16-bit Universal Bus Driver with 3-state Outputs(三態(tài)輸出的16位通用總線驅(qū)動(dòng)器) |
| HD74ALVCH16373 | 16-bit Transparent D-type Latches with 3-state Outputs(三態(tài)輸出的16位透明D鎖存器) |
| HD74ALVCH16374 | 16-bit D-type Flip Flops with 3-state Outputs(三態(tài)輸出的16位D觸發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74ALVCH162832 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| HD74ALVCH162835 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:18-bit Universal Bus Drivers with 3-state Outputs |
| HD74ALVCH162836 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:20-bit Universal Bus Driver with 3-state Outputs |
| HD74ALVCH16334 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:16-bit Universal Bus Driver with 3-state Outputs |
| HD74ALVCH16373 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:16-bit Transparent D-type Latches with 3-state Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。