- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384397 > HDM8515 (HYNIX SEMICONDUCTOR INC) ANALOG IC - DATASHEET REFERENCE PDF資料下載
參數(shù)資料
| 型號： | HDM8515 |
| 廠商： | HYNIX SEMICONDUCTOR INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | ANALOG IC - DATASHEET REFERENCE |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP100 |
| 封裝： | LQFP-100 |
| 文件頁數(shù)： | 25/75頁 |
| 文件大?。?/td> | 272K |
| 代理商： | HDM8515 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
25
3.4 Viterbi Decoder
The Viterbi decoder accepts 4 bit soft decision samples of the in-phase (I) and quadrature (Q)
components of the received signal. Once QPSK lock has been achieved, the decoder searches for
the correct code rate, starting with rate 3/4, then proceeding to rate 2/3, 5/6, 7/8 and finally rate
1/2. Each of the possible synchronization phases at each rate is tested as well as the two
possible carrier phase ambiguity conditions. Polarity reversal is corrected in the word
synchronization logic. Viterbi lock is achieved when the trellis traceback algorithm converges, on
the average, within a prescribed number of symbols.
Although the algorithm automatically tests for carrier phase ambiguity, there is no provision to
automatically correct for phase reversal. Phase reversal can occur if the receiver chain, consisting
of an LNB and the tuner, provides an odd number of high side frequency translation operations. A
system may be required to operate with different LNBs, some of which provide phase reversal.
This condition may be corrected by the host processor, which can set a bit in the down converter
to correct for phase reversal.
The Viterbi decoder employs the radix two algorithm. The output buffer reserializes the data which
is made available, along with the Viterbi data clock as external signals. These signals permit
verification of the DVB specification which is referenced to the Viterbi decoder output.
ACS Array
Trace-back
RAM
Traceback Memory
Controller
Decoder
Quality
Estimate
Last-In
First-Out
Buffer
Data
Out
Viterbi
Lock
Clock
Out
Depuncturing
Logic
Branch Metric
Calculator
Change Puncture Phase
Change Carrier Phase
I
Q
G1
G2
4
4
64
F
IGURE
17: V
ITERBI
D
ECODER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDM8515P | Operational Amplifier (Op-Amp) IC; Number of Amplifiers:4; Package/Case:14-DIP; Op Amp Type:Low Power; Single Supply Voltage Min (+V):3V; Dual Supply Voltage Max (+/- V):16V; Amplifier Type:Operational; Mounting Type:Through Hole |
| HE6SF200 | High efficiency super fast silicon rectifier diode |
| HE82005 | 8-BIT MICRO-CONTROLLER |
| HE82006 | 8-BIT MICRO-CONTROLLER |
| HE82015 | 8-BIT MICRO-CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDM8515P | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM9010 | 制造商:SHOULDER 制造商全稱:SHOULDER 功能描述:Frequency Synthesizer |
| HDM9020 | 制造商:SHOULDER 制造商全稱:SHOULDER 功能描述:Frequency Synthesizer |
| HDM9030 | 制造商:SHOULDER 制造商全稱:SHOULDER 功能描述:Frequency Synthesizer |
| HDM9040 | 制造商:SHOULDER 制造商全稱:SHOULDER 功能描述:Frequency Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。