參數(shù)資料
型號: HDSP2112S
廠商: INFINEON TECHNOLOGIES AG
英文描述: 8-Character 5x7 Dot Matrix Parallel Input Alphanumeric Intelligent Display
中文描述: 8個(gè)字符的5x7點(diǎn)陣并行輸入字母數(shù)字智能顯示器
文件頁數(shù): 9/13頁
文件大?。?/td> 509K
代理商: HDSP2112S
2000 In
fi
neon Technologies Corp.
Optoelectronics Division
San Jose, CA
www.in
fi
neon.com/opto
1-888-In
fi
neon (1-888-463-4636)
OSRAM Opto Semiconductors GmbH & Co. OHG
Regensburg, Germany
www.osram-os.com
+49-941-202-7178
HDSP2110S/1S/2S/3S/4S/5S
9
March 24, 2000-13
Control Word
The Control Word is used to set up the attributes required by
the user. It is addressed by setting FL=1, A4=1, A3=0. The
Control Word is an 8 bit register and is accessed using data
bits, D7–D0. See Figures 12 and 13 for the logic and attributed
control. The Control Word has 5 functions. They are brightness
control, flashing character enable, blinking character enable,
self test, and clear (Flash and Character RAMS only).
Brightness Control
Control Word bits, D2–D0, control the brightness of the display
with a binary code of 000 being 100% brightness and 111
being display blank. See Figure 13 for brightness level versus
binary code. The average
I
CC
can be calculated by multiplying
the 100% brightness level
I
CC
value by the display’s brightness
level. For example, a display set to 80% brightness with a
100% average
I
CC
value of 200 mA will have an average
value of 200 mA x 80%=160 mA.
Flash Function
Control Word bit, D3, enables or disables the Flash Function.
When D3 is 1, the Flash Function is enabled and any digit with
its corresponding bit set in the Flash RAM will flash at approxi-
mately 2.0 Hz. When using an external clock, the flash rate can
be determined by dividing the clock rate by 28,672. When D3 is
0, the Flash Function is disabled and the contents of the Flash
RAM is ignored. For synchronized flashing on multiple displays,
see the Reset Section.
UDC Address Register
The UDC Address Register is selected by setting FL=1, A4=0,
A3=0. It is a 4 bit register and uses data bits, D3–D0 to store
the 4 bit address code (D7–D4 are ignored). The address code
selects one of 16 UDC RAM locations for custom character
generation.
UDC RAM
The UDC RAM is selected by setting FL=1, A4=0, A3=1. The
RAM is comprised of a 7 x 5 bit RAM. As shown in Figure 11,
address lines, A2–A0 select one of the 7 rows of the custom
character. Data bits, D4–D0 determine the 5 bits of column
data in each row. Each data bit corresponds to a LED. If the
data bit is high, then the LED is on. If the data bit is low, the
LED is off. To create a character, each of the 7 rows of column
data need to be defined. See Figures 9 and 10 for logic.
Flash RAM
The Flash RAM allows the display to flash one or more of the
characters being displayed. The Flash Ram is accessed by set-
ting FL low. A4 and A3 are ignored. The Flash RAM is a 8 x 1 bit
RAM with each bit corresponding to a digit address. Digit 0 is
on the left side of the display and digit 7 is on the right side of
the display. Address lines, A2–A0 select the digit address with
A2 being the most significant digit and A0 being the least sig-
nificant digit. Data bit, D0, sets and resets the flash bit for each
digit. When D0 is high, the flash bit is set and when D0 is low,
It is reset. See Figure 11.
Figure 8. Character RAM Access Logic
Figure 9. UDC Address Register and UDC Character RAM
RST
CE
WR
RD
FL
A4
A3
A2 A1 A0
D7 D6 D5 D4 D3 D2 D1 D0
1
0
0
1
1
1
1
Character Address for
Digits 0–7
0
7 bit ASCII code for a Write Cycle
1
0
1
0
1
1
1
Character Address for
Digits 0–7
0
7 bit ASCII code read during a Read Cycle
1
0
0
1
1
0
0
Character Address for
Digits 0–7
1
D3–D0=UDC address for a Write Cycle
1
0
1
0
1
0
0
Character Address for
Digits 0–7
1
D3–D0=UDC address for Read Data
RST
CE
WR
RD
FL
A4
A3
A2 A1 A0
D7 D6 D5 D4 D3 D2 D1 D0
1
0
0
1
1
0
0
Not used for UDC
Address Register
D3–D0=UDC RAM Address Code for
Write Cycle
UDC
Address
Register
1
0
1
0
1
0
0
Not used for UDC
Address Register
D3–D0=UDC RAM Address Code for
Read Cycle
1
0
0
1
1
0
1
A2–A0=Character
Row Address
D4–D0=Character Column Data for
Write Cycle
UDC
RAM
1
0
1
0
1
0
1
A2–A0=Character
Row Address
D4–D0=Character Column Data read
during a Read Cycle
相關(guān)PDF資料
PDF描述
HDSP2113S 8-Character 5x7 Dot Matrix Parallel Input Alphanumeric Intelligent Display
HDSP2114S 8-Character 5x7 Dot Matrix Parallel Input Alphanumeric Intelligent Display
HDSP2115S 8-Character 5x7 Dot Matrix Parallel Input Alphanumeric Intelligent Display
HDSP3406 20 mm (0.8 inch) Seven Segment Displays(20 mm (0.8 英寸) 七段顯示器)
HDSPN151 20 mm (0.8 inch) Seven Segment Displays(20 mm (0.8 英寸) 七段顯示器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HDSP-2113 功能描述:LED 顯示器和配件 Green 574nm 5x7 Smart Display RoHS:否 制造商:Avago Technologies 顯示器類型:7 Segment 數(shù)位數(shù)量:2 字符大小:7.8 mm x 14.22 mm 照明顏色:Red 波長:628 nm 共用管腳:Common Anode 工作電壓:2.05 V 工作電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 35 C 封裝:Tube
HDSP-2113 制造商:Avago Technologies 功能描述:LED DISPLAY ALPHANUM
HDSP-2113 制造商:Avago Technologies 功能描述:SEGMENTED ALPHANUMERIC LED COLOR:HIGH PE
HDSP-2113-IJ300 制造商:Avago Technologies 功能描述:DISPLAYS DOT MATRIX PNL 8DIGIT 280LED GRN 28PDIP - Bulk
HDSP2113S 功能描述:LED 顯示器和配件 5x7 Green 0.2", 8-CHARACTER RoHS:否 制造商:Avago Technologies 顯示器類型:7 Segment 數(shù)位數(shù)量:2 字符大小:7.8 mm x 14.22 mm 照明顏色:Red 波長:628 nm 共用管腳:Common Anode 工作電壓:2.05 V 工作電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 35 C 封裝:Tube