參數(shù)資料
型號： HFA3683AIN96
廠商： INTERSIL CORP
元件分類： 無繩電話/電話
英文描述： Circular Connector; No. of Contacts:21; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:22-21 RoHS Compliant: No
中文描述： TELECOM, CELLULAR, RF AND BASEBAND CIRCUIT, PQFP64
封裝： 10 X 10 MM, TQFP-64
文件頁數(shù)： 6/17頁
文件大?。?/td> 187K
代理商： HFA3683AIN96
2-6
Phase Lock Loop Electrical Specifications
(See Notes 5 through 13)
PARAMETER
TEST CONDITIONS
TEMP.
(
o
C)
MIN
TYP
MAX
UNITS
Operating LO Frequency (32/33 Prescaler)
Full
1800
-
2220
MHz
Operating LO Frequency (64/65 Prescaler)
Full
1800
-
3500
MHz
Reference Oscillator Frequency
Full
-
-
50
MHz
Selectable Prescaler Ratios (P)
Full
32/33
-
64/65
-
Swallow Counter Divide Ratio (A Counter)
Full
0
-
127
-
Programmable Counter Divide Ratio (B Counter)
Full
3
-
2047
-
Reference Counter Divide Ratio (R Counter)
Full
3
-
32767
-
Reference Oscillator Sensitivity, Single or Differential
Sine Inputs
Full
0.5
-
V
CC
V
PP
Reference Oscillator Sensitivity, CMOS Inputs,
Single Ended or Complimentary
Full
-
CMOS
-
Note 7
Reference Oscillator Duty Cycle
CMOS Inputs
25
40
-
60
%
Charge Pump Sink/Source Current/Tolerance
250
μ
A Selection
±
25%
500
μ
A Selection
±
25%
750
μ
A Selection
±
25%
1mA Selection
±
25%
25
0.18
0.25
0.32
mA
Charge Pump Sink/Source Current/Tolerance
25
0.375
0.50
0.625
mA
Charge Pump Sink/Source Current/Tolerance
25
0.56
0.75
0.94
mA
Charge Pump Sink/Source Current/Tolerance
25
0.75
1.0
1.25
mA
Charge Pump Sink/Source Mismatch
Full
-
-
15
%
Charge Pump Output Compliance
Full
0.5
-
V
CC2
-0.5
3.6
V
Charge Pump Supply Voltage
Full
2.7
-
V
Serial Interface Clock Width
High Level t
CWH
Low Level t
CWL
Full
20
-
-
ns
Full
20
-
-
ns
Serial Interface Data/Clk Set-Up Time t
CS
Serial Interface Data/Clk Hold Time t
CH
Serial Interface Clk/LE Set-Up Time t
ES
Serial Interface LE Pulse Width t
EW
NOTES:
5. The Serial data is clocked on the Rising Edge of the serial clock, MSB first. The serial Interface is active when LE is LOW. The serial Data is
latched into defined registers on the rising edge of LE.
6. As long as power is applied, all register settings will remain stored, including the power down state. The system may then come in and out of the
power down state without requiring the registers to be rewritten.
7. CMOS Reference Oscillator input levels are given in the General Electrical Specification section.
Full
20
-
-
ns
Full
10
-
-
ns
Full
20
-
-
ns
Full
20
-
-
ns
POWER ENABLE TRUTH TABLE
PE1
PE2
PLL_PE
(SERIAL BUS)
STATUS
0
0
1
Power Down State, Registers in Save Mode, Inactive PLL, Active
Serial Interface
1
1
1
Receive State, Active PLL
1
0
1
Transmit State, Active PLL
0
1
1
Inactive Transmit and Receive States, Active PLL, Active Serial
Interface
X
X
0
Inactive PLL, Disabled PLL Registers, Active Serial Interface
NOTE:
8. PLL_PE is controlled via the serial interface, and can be used to disable the synthesizer. The actual synthesizer control is a logic AND function
of PLL_PE and the result of the logic OR function of PE1 and PE2. PE1 and PE2 directly control the power enable functionality of the LO buffers.
HFA3683A
相關PDF資料
PDF描述
HFA3683A 288 MACROCELL 3.3 VOLT ISP CPLD
HFA3683AIN 288 MACROCELL 3.3 VOLT ISP CPLD
HFA3726IA RF Modulator/Demodulator
HFA3726IA96 RF Modulator/Demodulator
HFA3726IN96 400MHz Quadrature IF Modulator/Demodulator
相關代理商/技術(shù)參數(shù)
參數(shù)描述
HFA3724 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:400MHz Quadrature IF Modulator/Demodulator
HFA3724/3725IN WAF 制造商:Harris Corporation 功能描述:
HFA3724/3726IN WAF 制造商:Harris Corporation 功能描述:
HFA3724IN 制造商:Rochester Electronics LLC 功能描述:- Bulk
HFA3724IN96 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*