- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371812 > HI2302 (Intersil Corporation) 8-Bit, 50 MSPS, Video A/D Converter with Clamp Function PDF資料下載
參數(shù)資料
| 型號： | HI2302 |
| 廠商： | Intersil Corporation |
| 英文描述： | 8-Bit, 50 MSPS, Video A/D Converter with Clamp Function |
| 中文描述： | 8位，50 MSPS的，視頻的A / D轉(zhuǎn)換器與鉗位功能 |
| 文件頁數(shù)： | 10/16頁 |
| 文件大?。?/td> | 167K |
| 代理商： | HI2302 |
4-10
Operation
(See Block diagram and Timing Chart II)
The HI2302 is a two-step parallel system A/D converter
featuring a 4-bit upper comparator block and two lower
comparator blocks of 4-bit each. The reference voltage
that is equal to the voltage between V
RT
- V
RB
/16 is
constantly applied to the upper 4-bit comparator block.
Voltage that corresponded to the upper data is fed through
the reference supply to the lower 4-bit comparator block.
Voltage that corresponded to the upper data is fed through
the reference supply to the lower 4-bit comparator block.
V
RTS
and V
RBS
pins serve for the self generation of V
RT
(reference voltage top) and V
RB
(reference voltage bot-
tom), and they are also used as the sense pins as shown
in the Application Circuit examples Figures 10 and 11.
This IC uses an offset cancel type comparator which
operates synchronously with an external clock. It features
the following operating modes which are respectively indi-
cated on the Timing Chart II with S, H, C symbols. That is
input sampling (auto zero) mode, input hold mode and
comparison mode.
The operation of respective parts is as indicated in the
Timing Chart II. For instance, input voltage VI (1) is sam-
pled with the falling edge of the external clock (1) by
means of the upper comparator block and the lower
comparator A block.
The upper comparator block finalizes comparison data MD
(1) with the rising edge of the external clock (2).
Simultaneously the reference supply generates the lower
reference voltage RV (1) that corresponded to the upper
results. The lower comparator A Block finalizes compari-
son data LD (1) with the rising edge of the external clock
(3). MD (1) and LD (1) are combined and output as Out (1)
with the rising edge of the external clock (4). Accordingly
there is a 2.5 clock delay from the analog input sampling
point to the digital data output.
Notes On Operation
V
DD
, V
SS
To reduce noise effects, separate the analog and digital
systems close to the device. For both the digital and analog
V
DD
pins, use a ceramic capacitor of about 0.1
μ
F set as
close as possible to the pin to bypass to the respective
GNDs.
Analog Input
Compared with the flash type A/D converter, the input
capacitance of the analog input is rather small. However, it
is necessary to conduct the drive with an amplifier featur-
ing sufficient band and drive capability. When driving with
an amplifier of low output impedance, parasitic oscillation
may occur. That may be prevented by insetting a resis-
tance of about 33
in series between the amplifier output
and A/D input. When the V
IN
signal of pin No. 21 is moni-
tored, the kickback noise of clock is. However, this has no
effect on the characteristics of A/D conversion.
Clock Input
The clock line wiring should be as short as possible also,
to avoid any interference with other signals, separate it
from other circuits.
Reference Input
Voltage V
RT
to V
RB
is compatible with the dynamic range
of the analog input. Bypassing V
RT
and V
RB
pins to GND,
by means of a capacitor about 0.1
μ
F, stable characteris-
tics are obtained. By shorting V
DD
and V
RTS
, V
SS
and
V
RBS
respectively, the self-bias function that generates
V
RT
= about 2.5V and V
RB
= about 0.6V, is activated.
Timing
Analog input is sampled with the falling edge of CLK and
output as digital data synchronized with a delay of 2.5
clocks and with the following rising edge. The delay from
the clock rising edge to the data output is about 9ns
(DV
DD
= 5V).
OE Pin
Pins 1 to 8 (D
0
to D
7
) are in the output mode by leaving
OE open or connecting it to DV
SS
, and they are in the high
impedance mode by connecting it to DV
DD
.
FIGURE 6. DIGITAL OUTPUT CURRENT TEST CIRCUIT
Electrical Specifications Measurement Circuits
(Continued)
2.5V
0.5V
V
OL
I
OL
+
-
V
RT
V
IN
V
RB
V
DD
CLK
OE
GND
2.5V
0.5V
V
OH
IOH
+
-
V
RT
V
IN
V
RB
V
DD
CLK
OE
GND
HI2302
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI2302JCQ | 8-Bit, 50 MSPS, Video A/D Converter with Clamp Function |
| HI2303 | Triple 8-Bit, 50 MSPS, Video A/D Converter with Clamp Function |
| HI2303JCQ | Triple 8-Bit, 50 MSPS, Video A/D Converter with Clamp Function |
| HI2303EVAL | Triple 8-Bit, 50 MSPS, Video A/D Converter with Clamp Function |
| HI2304 | Triple 8-Bit, 20 MSPS, RGB, 3-Channel D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI2302_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:8-Bit, 50MSPS, Video A/D Converter with Clamp Function |
| HI2302JCQ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
| HI2303 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple 8-Bit, 50 MSPS, Video A/D Converter with Clamp Function |
| HI2303EVAL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple 8-Bit, 50 MSPS, Video A/D Converter with Clamp Function |
| HI2303EVAL1 | 功能描述:EVALUATION BOARD HI2303 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。