- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371812 > HI3-674AJN-5 (HARRIS SEMICONDUCTOR) JT 53C 53#22 PIN PLUG PDF資料下載
參數(shù)資料
| 型號(hào)： | HI3-674AJN-5 |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | ADC |
| 英文描述： | JT 53C 53#22 PIN PLUG |
| 中文描述： | 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP28 |
| 文件頁(yè)數(shù)： | 15/18頁(yè) |
| 文件大?。?/td> | 200K |
| 代理商： | HI3-674AJN-5 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
6-966
The 12/8 input will be tied high or low in most applications,
though it is fully TTL/CMOS-compatible. With 12/8 high, all
12 output lines become active simultaneously, for interface to
a 12-bit or 16-bit data bus. The A
O
input is ignored.
With 12/8 low, the output is organized in two 8-bit bytes,
selected one at a time by A
O
. This allows an 8-bit data bus
to be connected as shown in Figure 6. A
O
is usually tied to
the least significant bit of the address bus, for storing the
HI-X74(A) output in two consecutive memory locations.
(With A
O
low, the 8 MSBs only are enabled. With A
O
high, 4
MSBs are disabled, bits 4 through 7 are forced low, and the 4
LSBs are enabled). This two byte format is considered “l(fā)eft
justified data,” for which a decimal (or binary!) point is
assumed to the left of byte 1:
Further, A
O
may be toggled at any time without damage to
the converter. Break-before-make action is guaranteed
between the two data bytes, which assures that the outputs
strapped together in Figure 6 will never be enabled at the
same time.
A read operation usually begins after the conversion is
complete and STS is low. For earliest access to the data,
however, the read should begin no later than (t
DD
+ t
HS
)
before STS goes low. See Figure 5.
BYTE 1
BYTE 2
X
X
X
X
X
X
X
X
X
X
X
X
0
0
0
0
MSB
LSB
See HI-774 Timing Specifications for more information.
FIGURE 4. CONVERT START TIMING
CE
CS
R/C
A
O
STS
DB11-DB0
t
SSC
t
SRC
t
HEC
t
HSC
t
SAC
t
HAC
t
DSC
t
C
HIGH IMPEDANCE
t
HRC
See HI-774 Timing Specifications for more information.
FIGURE 5. READ CYCLE TIMING
FIGURE 6. INTERFACE TO AN 8-BIT DATA BUS
CE
CS
R/C
A
O
STS
DB11-DB0
HIGH IMPEDANCE
t
DD
t
SSR
t
SRR
t
SAR
t
HS
t
HD
t
HL
t
HAR
t
HRR
t
HSR
DATA
VALID
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
STS
DB11 (MSB)
DB0 (LSB)
DIG.
COM.
HI-774
12/8
A
O
A
O
DATA
BUS
ADDRESS BUS
HI-574A, HI-674A, HI-774
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI3-774J-5 | Complete, 12-Bit A/D Converters with Microprocessor Interface |
| HI1-774J-5 | Complete, 12-Bit A/D Converters with Microprocessor Interface |
| HI-8282CM | Transceiver |
| HI-8282R | Board-to-board stacking height of 5-8mm, Two-piece connector; HRS No: 683-0243-9 67; Stack Height (mm): 5.00,5.50,7.00; Contact Mating Area Plating: Gold |
| HI-8282RM | Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI3-674AKD5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| HI3-674AKN-5 | 功能描述:IC ADC 12BIT 67KSPS 28-SBDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| HI3-674ALD5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| HI3-674ALN-5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HI3-674ASD/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。