- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370623 > HM530281RTT-20 (Hitachi,Ltd.) 331,776-word x 8-bit Frame Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | HM530281RTT-20 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 331,776-word x 8-bit Frame Memory |
| 中文描述： | 331776字× 8位幀存儲(chǔ)器 |
| 文件頁數(shù)： | 10/47頁 |
| 文件大?。?/td> | 311K |
| 代理商： | HM530281RTT-20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
Datasheet Title
10
WLRS
(write line reset) Input (in 2 dimensional addressing mode):
WLR S
is an input pin for resetting
the write address pointer to the start of the line from an arbitrary dot for each line.
*3
Only the falling edge
of this signal is detected, and, on the first WCK cycle following that falling edge, the write address pointer
is set to the head of the next line when
WRS
is high, and to head of the current line when
WRS
is low.
*3
RLRS
(read line reset) Input (in 2 dimensional addressing mode):
R LR S
is an input pin for resetting
the read address pointer to the start of the line from an arbitrary dot for each line.
*3
Only the falling edge of
this signal is detected, and, on the first
RC K
cycle following that falling edge, the write address pointer is
set to the head of the next line when
RRS
is high, and to head of the current line when
RRS
is low.
*3
WWND
(write window scan) Input (in 2 dimensional addressing mode):
WWND
is an input signal
that specifies the use of the window scan function. When executing a write jump with
WRS
and
WAS
low,
if
WWND
is set low at the same time, a scan of the window region that takes that write jump address as its
starting point will begin (see note below).
RWND
(read window scan) Input (in 2 dimensional addressing mode):
RWND
is an input signal that
specifies the use of the window scan function. when executing a read jump with
RRS
and
RAS
low, if
RWND
is set low at the same time, a scan of the window region that takes that read jump address as its
starting point will begin.
*4
WCLR
(write clear) Input:
WCLR
is an input signal that, independently of the levels on
WRS
,
WAS
,
WLRS
and
WWND
resets the write address pointer to 0 and clears the window scan function. This
function is executed immediately in the WCK cycle in which
WCLR
was set low. This clear operation
should also be performed after applying power to the HM530281R.
RCLR
(read clear) Input:
RCLR
is an input signal that, independently of the levels on
RRS
,
RAS
,
RLRS
and
RWND
resets the read address pointer to 0 and clears the window scan function. This function is
executed immediately in the RCK cycle in which
RCLR
was set low. This clear operation should also be
performed after applying power to the HM530281R.
Notes: 1. The reset destination in window scan mode changes as follows.
Reset to 0: Reset to the window start.
Reset to line start: Reset to the point at the left edge of the window for the line
2.
Addressing Mode
Address Structure
Input Address
1 dim. add. (FIFO)
0 to 10,367 blocks
Address bits A
13
to A
0
2 dim. add. (1)
32 horizontal blocks by 324 vertical lines
Line address bits V
8
to V
0
,
horizontal address bits H
4
to H
0
2 dim. add. (2)
36 horizontal blocks by 288 vertical lines. Line address bits V
8
to V
0
,
horizontal address bits H
5
to H
0
3. When window scan mode is set, the reset is to the point at the left edge of the window for the
line.
4. When window scan is set, the horizontal address of the pointer reset destination when
increment/hold is executed will be the left edge of the window. Also, when a reset is executed,
the pointer will be reset to the starting point of the window.
Thus it is possible to scan arbitrary window regions within the screen independently for read
and write by using these line reset and reset functions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM530281RTT-25 | 331,776-word x 8-bit Frame Memory |
| HM530281RTT-34 | 331,776-word x 8-bit Frame Memory |
| HM530281RTT-45 | 331,776-word x 8-bit Frame Memory |
| HM530281TT-20 | 331,776 WORD X 8 BIT FRAME MEMORY |
| HM530281TT-25 | 331,776 WORD X 8 BIT FRAME MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM530281RTT-25 | 制造商:Renesas Electronics Corporation 功能描述:2.5M FRAME RAM (VIDEO) 25NS |
| HM530281RTT-34 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:331,776-word x 8-bit Frame Memory |
| HM530281RTT-45 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:331,776-word x 8-bit Frame Memory |
| HM530281TT | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:331,776 WORD X 8 BIT FRAME MEMORY |
| HM530281TT-20 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:331,776 WORD X 8 BIT FRAME MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。