- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370634 > HM62V8512BLTT-7 (Hitachi,Ltd.) 4 M SRAM (512-kword x 8-bit) PDF資料下載
參數(shù)資料
| 型號： | HM62V8512BLTT-7 |
| 廠商： | Hitachi,Ltd. |
| 元件分類： | SRAM |
| 英文描述： | 4 M SRAM (512-kword x 8-bit) |
| 中文描述： | 四米的SRAM（512 - KWord的× 8位） |
| 文件頁數(shù)： | 5/17頁 |
| 文件大?。?/td> | 77K |
| 代理商： | HM62V8512BLTT-7 |
HM62V8512B Series
5
Function Table
WE
CS
OE
Mode
V
CC
current
I
SB
, I
SB1
I
CC
I
CC
I
CC
I
CC
Dout pin
Ref. cycle
×
H
×
Not selected
High-Z
—
H
L
H
Output disable
High-Z
—
H
L
L
Read
Dout
Read cycle
L
L
H
Write
Din
Write cycle (1)
L
Note:
L
L
Write
Din
Write cycle (2)
×
: H or L
Absolute Maximum Ratings
Parameter
Symbol
Value
Unit
Power supply voltage
V
CC
V
T
P
T
Topr
–0.5 to +4.6
V
Voltage on any pin relative to V
SS
Power dissipation
–0.5*
1
to V
CC
+ 0.5*
2
1.0
V
W
Operating temperature
–20 to +70
°
C
°
C
°
C
Storage temperature
Tstg
–55 to +125
Storage temperature under bias
Notes: 1. –3.0 V for pulse half-width
≤
30 ns
2. Maximum voltage is 4.6 V
Tbias
–20 to +85
Recommended DC Operating Conditions
(Ta = –20 to +70
°
C)
Parameter
Symbol
Min
Typ
Max
Unit
Supply voltage
V
CC
V
SS
V
IH
V
IL
2.7
3.0
3.6
V
0
0
0
V
Input high voltage
2.0
—
V
CC
+ 0.3
0.8
V
Input low voltage
Note:
1. –3.0 V for pulse half-width
≤
30 ns
–0.3*
1
—
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM62V8512BLTT-7SL | Quadruple Bus Buffer Gate With 3-State Outputs 14-PDIP -40 to 85 |
| HM62V8512BLTT-7UL | 4 M SRAM (512-kword x 8-bit) |
| HM62V8512BLTT-8 | 4 M SRAM (512-kword x 8-bit) |
| HM62V8512BLTT-8SL | 4 M SRAM (512-kword x 8-bit) |
| HM62V8512BLRR-7 | 4 M SRAM (512-kword x 8-bit) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM62W16255HCJP12 | 制造商:Renesas Electronics Corporation 功能描述: |
| HM62W4100HJP15 | 制造商:Renesas Electronics Corporation 功能描述: |
| HM62W8512BLFP-5 | 制造商:HITACHI 功能描述: |
| HM62W8512BLTTI7 | 制造商:Hitachi 功能描述: |
| HM-630 | 制造商:Black Box Corporation 功能描述:FACE PLATE:HM-STAINLESS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。