- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371854 > HM66AEB18205BP-40 HM66AEB36105/HM66AEB18205 HM66AEB9405 Datasheet PDF資料下載
參數(shù)資料
| 型號： | HM66AEB18205BP-40 |
| 英文描述： | HM66AEB36105/HM66AEB18205 HM66AEB9405 Datasheet |
| 中文描述： | HM66AEB36105/HM66AEB18205 HM66AEB9405數(shù)據(jù)表 |
| 文件頁數(shù)： | 20/32頁 |
| 文件大?。?/td> | 251K |
| 代理商： | HM66AEB18205BP-40 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
HM66AEB36102/18202/9402
Rev.0.0, Dec. 2002, page 18 of 30
HM66AEB36102/HM66AEB18202
HM66AEB9402
-30
-33
-40
-50
-60
Parameter
Symbol Min
Max
Min
Max
Min
Max
Min
Max Min
Max Unit Notes
Address valid
to K rising edge
t
AVKH
0.40
0.40
0.50
0.60
0.70
ns
1
Control inputs
valid to K rising
edge
t
IVKH
0.40
0.40
0.50
0.60
0.70
ns
1
Data-in valid to
K,
K
rising
edge
t
DVKH
0.28
0.30
0.35
0.40
0.50
ns
1
K rising edge to
address hold
t
KHAX
0.40
0.40
0.50
0.60
0.70
ns
1
K rising edge to
control inputs
hold
K,
K
rising
edge to data-in
hold
t
KHIX
0.40
0.40
0.50
0.60
0.70
ns
1
t
KHDX
0.28
0.30
0.35
0.40
0.50
ns
1
Notes: 1. This is a synchronous device. All addresses, data and control lines must meet the specified
setup and hold times for all latching clock edges.
2. V
slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins
once V
and input clock are stable.
It is recommended that the device is kept inactive during these cycles.
3. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
4. Echo clock is very tightly controlled to data valid / data hold. By design, there is a
±
0.1 ns
variation from echo clock to data. The datasheet parameters reflect tester guardbands and test
setup variations.
5. Transitions are measured
±
100 mV from steady-state voltage.
6. At any given voltage and temperature t
CHQZ
is less than t
CHQX1
and t
CHQZ
less than t
CHQV
.
Remarks: 1. This parameter is sampled.
2. Test conditions as specified with the output loading as shown in AC Test Conditions unless
otherwise noted.
3. Control input signals may not be operated with pulse widths less than t
KHKL
(min).
4. If C,
C
are tied high, K,
K
become the references for C,
C
timing parameters.
5. V
DDQ
is +1.5 V DC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM66AEB9404BP-60 | HM66AEB36104/HM66AEB18204 HM66AEB9404 Datasheet |
| HM66AEB9405BP-30 | HM66AEB36105/HM66AEB18205 HM66AEB9405 Datasheet |
| HM66AEB9405BP-33 | HM66AEB36105/HM66AEB18205 HM66AEB9405 Datasheet |
| HM66AEB9405BP-40 | HM66AEB36105/HM66AEB18205 HM66AEB9405 Datasheet |
| HM66AEB9405BP-50 | HM66AEB36105/HM66AEB18205 HM66AEB9405 Datasheet |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM66AEB18205BP-50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HM66AEB36105/HM66AEB18205 HM66AEB9405 Datasheet |
| HM66AEB18205BP-60 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HM66AEB36105/HM66AEB18205 HM66AEB9405 Datasheet |
| HM66AEB36102BP-30 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HM66AEB36102/HM66AEB18202 HM66AEB9402 Datasheet |
| HM66AEB36102BP-33 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HM66AEB36102/HM66AEB18202 HM66AEB9402 Datasheet |
| HM66AEB36102BP-40 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HM66AEB36102/HM66AEB18202 HM66AEB9402 Datasheet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。