- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371861 > HMP8115CN (INTERSIL CORP) NTSC/PAL Video Decoder PDF資料下載
參數(shù)資料
| 型號： | HMP8115CN |
| 廠商： | INTERSIL CORP |
| 元件分類： | 顏色信號轉換 |
| 英文描述： | NTSC/PAL Video Decoder |
| 中文描述： | COLOR SIGNAL DECODER, PQFP80 |
| 封裝： | 20 X 14 MM, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 42/43頁 |
| 文件大小： | 183K |
| 代理商： | HMP8115CN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁
42
Video Input Bandwidth
BW
1V
P-P
Sine Wave Input to
-3dBc Reduction, (Note 43)
5
-
-
MHz
ADC Input Range
A
IN
FULL SCALE
-
1
-
V
P-P
A
IN
OFFSET
-
1.5
-
V
ADC Integral Nonlinearity
INL
Best Fit Linearity
-
2
-
LSB
ADC Differential Nonlinearity
DNL
-
0.35
-
LSB
VIDEO PERFORMANCE
Differential Gain
DG
Modulated Ramp (Note 43)
-
2
-
%
Differential Phase
DP
-
1
-
Deg.
Hue Accuracy
75% Color Bars (Note 43)
-
2
-
Deg.
Color Saturation Accuracy
-
2
-
%
Luminance Nonlinearity
NTC-7 Composite (Note 43)
-
2
-
%
SNR
SNRL
WEIGHTED
Pedestal Input (Note 43)
-
50
-
dB
GENLOCK PERFORMANCE
Horizontal Locking Time
t
LOCK
Time from Initial Lock
Acquisition to an Error of
1 Pixel. (Note 43)
2
3
-
Fields
Long-Term horizontal Sync
Lock Range
Range over specified pixel jitter
is maintained. Assumes line
time changes by amount indicat-
ed slowly between over one
field. (Note 43)
-
-
5
%
Number of Missing Horizontal
Syncs Before Lost Lock Declared
H
SYNC LOST
Programmable via register 04
H
(Note 43)
1 or 12
1 or 12
1 or 12
Hsyncs
Number of Missing Vertical Syncs
Before Lost Lock Declared
V
SYNC LOST
1 or 3
1 or 3
1 or 3
Vsyncs
Long-Term Color Subcarrier
Lock Range
Range over color subcarrier
locking time and accuracy spec-
ifications are maintained. Sub-
carrier frequency changes by
amount indicated slowly over 24
hours. (Note 43)
-
±
200
±
400
Hz
Vertical Sample Alignment
(Notes 43, 45)
-
1/8
-
Pixel
-
10
-
ns
NOTES:
43. Guaranteed by design or characterization.
44. Test performed with C
L
= 40pF, I
OL
= 4mA, I
OH
= -4mA. Input reference level is 1.5V for all inputs. V
IH
= 3.0V, V
IL
= 0V.
45. This should not be confused with Clock Jitter, since the HMP8115 does not generate the sample clock. Thus, clock jitter is solely depen-
dent on the source of the CLK2 signal. The Vertical Sample Alignment parameter specifies how accurately samples align vertically from
one scan line to the next.
Electrical Specifications
V
CC
= V
AA
= 5.0V, T
A
= 25
o
C
(Continued)
PARAMETER
SYMBOL
TEST CONDITION
MIN
TYP
MAX
UNITS
HMP8115
相關PDF資料 |
PDF描述 |
|---|---|
| HMR100 | Hadware Manual |
| HMR-100 | Hadware Manual |
| HMS188CWHRLP-20 | x8 SRAM |
| HMS188CS-15 | x8 SRAM |
| HMS188CS-20 | x8 SRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HMP8116 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8116CN | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8117 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8117_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8117CN | 功能描述:編碼器、解碼器、復用器和解復用器 80PQFP,0+70C NTSC/PAL VIDEO DECODER W/MA RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。