- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371860 > HMP8172 (Intersil Corporation) NTSC/PAL Video Encoder PDF資料下載
參數(shù)資料
| 型號： | HMP8172 |
| 廠商： | Intersil Corporation |
| 英文描述： | NTSC/PAL Video Encoder |
| 中文描述： | NTSC / PAL視頻編碼器 |
| 文件頁數(shù)： | 14/33頁 |
| 文件大?。?/td> | 232K |
| 代理商： | HMP8172 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
14
Composite + YUV Output Mode
The HMP8172/HMP8173 also provide composite with
component YUV output mode. When analog YUV video is
selected, the HMP817x scales the filtered YCbCr data to
match the levels required by its DACs. During the scaling,
values less than 16 are clamped to 16. The scaling factors
for Cb and Cr are the same, but the CbCr scaling factor is
different from the Y scaling factor. The encoder uses
different sets of scale factors for NTSC and PAL to
accommodate their different black levels.
The analog YUV outputs have a range of 0.3-1.0V with an
optional blanking pedestal. Composite sync information
(0.0-0.3V) may be optionally added to the Y output. VBI data
is included on the Y output. The HMP817x also generates
composite video when in YUV output mode. All four outputs
are time aligned. The output pin assignments are
summarized in Table 12.
Power Down Modes
To reduce power dissipation, any of the four output DACs
may be turned off. Each DAC has an independent enable bit.
Each output may be disabled in the host control register.
When the power down mode is enabled, all of the DACs and
internal voltage reference are powered down (forcing their
outputs to zero) and the data pipeline registers are disabled.
The host processor may still read from and write to the
internal control registers.
Host Interfaces
Reset
The HMP817x resets to its default operating mode on power
up, when the reset pin is asserted for at least four CLK
cycles, or when the software reset bit of the host control
register is set. During the reset cycle, the encoder returns its
internal registers to their reset state and deactivates the I
2
C
interface.
I
2
C Interface
The HMP817x provides a standard I
2
C interface and
supports fast-mode (up to 400Kbps) transfers. The device
acts as a slave for receiving and transmitting data only. It will
not respond to general calls or initiate a transfer. The
encoder’s slave address is either 0100 000x
B
when the SA
input pin is low or 0100 001x
B
when it is high. (The ‘x’ bit in
the address is the I
2
C read flag.)
The I
2
C interface consists of the SDA and SCL pins. When
the interface is not active, SCL and SDA must be pulled high
using external 4-6k
pull-up resistors. The I
2
C clock and
data timing is shown in Figures 10 and 11.
During I
2
C write cycles, the first data byte after the slave
address specifies the sub address, and is written into the
address register. Only the seven LSBs of the subaddress are
used; the MSB is ignored. Any remaining data bytes in the
I
2
C write cycle are written to the control registers, beginning
with the register specified by the address register. The 7-bit
address register is incremented after each data byte in the
I
2
C write cycle. Data written to reserved bits within registers
or reserved registers is ignored.
During I
2
C read cycles, data from the control register
specified by the address register is output. The address
register is incremented after each data byte in the I
2
C read
cycle. Reserved bits within registers return a value of “0”.
Reserved registers return a value of 00
H
.
The HMP817x’s operating modes are determined by the
contents of its internal registers which are accessed via the
I
2
C interface. All internal registers may be written or read by
the host processor at any time. However, some of the bits
and words are read only or reserved and data written to
these bits is ignored.
Table 13 lists the HMP817x’s internal registers. Their bit
descriptions are listed in Tables 14 through 45.
TABLE 13. CONTROL REGISTER NAMES
SUB ADDRESS
(HEX)
CONTROL REGISTER
RESET
CONDITION
00
01
02
03
04
05
06
07
08-0D
0E
0F
10
11
12
13
14
15
16
17
18
19
1A-1F
20
21
22
23
24
25
26
27
28-2F
30-6A
6B-6F
70-7F
product ID
output format
input format
video processing
timing I/O 1
timing I/O 2
VBI data enable
VBI data input
reserved
host control 1
host control 2
caption_21A
caption_21B
caption_284A
caption_284B
WSS_20A
WSS_20B
WSS_283A
WSS_283B
CRC_20
CRC_283
reserved
start h_blank low
start h_blank high
end h_blank
start v_blank low
start v_blank high
end v_blank
field control 1
field control 2
reserved
test and unused
phase increment
test and unused
-
00
H
06
H
80
H
00
H
00
H
00
H
00
H
-
1E
H
00
H
80
H
80
H
80
H
80
H
00
H
00
H
00
H
00
H
3F
H
3F
H
-
4A
H
03
H
7A
H
03
H
01
H
13
H
00
H
00
H
-
-
-
-
HMP8170, HMP8171, HMP8172, HMP8173
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMP8172CN | NTSC/PAL Video Encoder |
| HMP8170 | NTSC/PAL Video Encoder |
| HMP8170CN | NTSC/PAL Video Encoder |
| HMP8171 | RESISTOR 2.4M OHM .25W CARB COMP |
| HMP8173 | NTSC/PAL Video Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMP8172CN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HMP8173 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Encoder |
| HMP8173CN | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Encoder |
| HMP817XEVAL1 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Encoder |
| HMP8190 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Encoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。