- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383075 > HSP50214B (Intersil Corporation) Programmable Downconverter PDF資料下載
參數(shù)資料
| 型號： | HSP50214B |
| 廠商： | Intersil Corporation |
| 英文描述： | Programmable Downconverter |
| 中文描述： | 可編程變頻器 |
| 文件頁數(shù)： | 25/60頁 |
| 文件大?。?/td> | 573K |
| 代理商： | HSP50214B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
3-25
The maximum slew rate is ~1.5dB per output sample. See
Equation 18.
In order to fully evaluate the dynamic range of the PDC,
Table 9B is provided, which details the bit weighting from the
input to the AGC Multiplier.
Re-Sampler/Halfband Filter
The re-sampler is an NCO controlled polyphase filter that
allows the output sample rate to have a non-integer
relationship to the input sample rate. The filter engine can be
viewed conceptually as a fixed interpolation filter, followed by
an NCO controlled decimator.
The prototype polyphase filter has 192 taps designed at 32
times the input sample rate. Each of the 32 phases has 6
filter taps (6)(32) = 192. The stopband attenuation of the
prototype filter is greater than 60dB, as shown in Figure 24.
The signal to total image power ratio is approximately 55dB,
due to the aliasing of the interpolation images. The filter is
capable of decimation factors from 1 to 4. If the output is at
least 2x the baud rate, the 32 interpolation phases yield an
effective sample rate of 64x the baud rate or approximately
1.5%, (1/64), maximum timing error.
Following the Re-sampler are two interpolation halfband
filters. The halfband filters allow the user to up-sample by 2
or 4 to recover time resolution lost by decimating.
Interpolating by 2 or 4 gives 1/4 or 1/8 baud time resolution
(assuming 2x baud at the re-sampler output). The halfband
filters use the same coefficients as HB3 and HB5 from the
Halfband Filters Section. If one halfband is used, the 23-tap
filter is chosen. If two are used, the 23-tap filter runs first
followed by the 15-tap filter operating at twice the first
halfband’s rate. The 23-tap filter requires 7 multiplies, and
the 15-tap filter requires 5 multiplies to complete a filter
calculation.
Using the interpolation halfband filters allows for reduction in
the FIR filter sample rate. This optimizes the use of the
programmable FIR filter by allowing the FIR output sample
rate to be closer to the Nyquist rate of the desired
bandwidth. Optimizing the FIR filter performance provides
better use of the programmable FIR taps. Table 10 details
the maximum clocking rates for the possible resampling and
interpolation halfband filter configurations of this section of
the PDC. Control Word 16, Bits 2-0 identify the filter
configuration. Control Word 16, Bit 3 is used to bypass the
polyphase re-sampler filter.
For proper data output from the interpolation filters, the data
ready signal must account for the interpolation process.
Figure 25 illustrates the insertion of additional data ready
pulses to provide sufficient pulses for the new output sample
rate. The Re-sampler Output Pulse Delay parameter is set in
Control Word 16, Bits 4-11. These bits set the delay between
the output samples when interpolation is utilized. Program
this distance between pulses using
A value of at least 5 is required to have sufficient time to
update the Output Buffer Register. (Writing 5 samples
requires 5 clock cycles) A value of at least 16 is required for
proper serial output from the part. (Conversion from 16-bit
parallel to serial). The value is programmed in numbers of
PROCCLK’s.
(EQ. 20)
N
f
PROCCLK
/f
OUT
(
)
1
]
–
[
=
FIGURE 24A. POLYPHASE RESAMPLER FILTER BROADBAND
FREQUENCY RESPONSE
FIGURE 24B. POLYPHASE RESAMPLER FILTER PASS BAND
FREQUENCY RESPONSE
There is a 65dB limitation in SNR using the Re-Sampler Filter. When only the Interpolation FIRs are used, the full SNR range is passed.
0
-20
-40
-60
-80
-100
-120
M
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16
FREQUENCY (RELATIVE TO f
S
)
10
0
-10
-20
-30
-40
-50
-60
-70
-80
M
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
FREQUENCY (RELATIVE TO f
S
)
0
HSP50214B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50214BVC | Programmable Downconverter |
| HSP50214BVI | Programmable Downconverter |
| HT84 | ADSL Coupling Transformers |
| HT84-00594 | ADSL Coupling Transformers |
| HT8400594S | ADSL Coupling Transformers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50214B_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Downconverter |
| HSP50214BVC | 功能描述:上下轉(zhuǎn)換器 120L MQFP COMTEMP 14-BIT PROGRAMMABLE DOWNCONVERTER 65MSPS RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50214BVCZ | 功能描述:上下轉(zhuǎn)換器 120L MQFP COMTEMP 14-BIT PROG DWNCNVRT RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50214BVI | 功能描述:上下轉(zhuǎn)換器 120L MQFP INDTEMP 14-BIT PROGRAMMABLE DOWNCONVERTER 65MSPS RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50214BVIZ | 功能描述:上下轉(zhuǎn)換器 120L MQFP INDTEMP 14-BIT PROG DWNCNVRT RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。