- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385427 > HY5DU56422DLTP-K (HYNIX SEMICONDUCTOR INC) 256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM) PDF資料下載
參數(shù)資料
| 型號： | HY5DU56422DLTP-K |
| 廠商： | HYNIX SEMICONDUCTOR INC |
| 元件分類： | DRAM |
| 英文描述： | 256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM) |
| 中文描述： | 64M X 4 DDR DRAM, 0.75 ns, PDSO66 |
| 封裝： | 0.400 X 0.875 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66 |
| 文件頁數(shù)： | 29/37頁 |
| 文件大?。?/td> | 414K |
| 代理商： | HY5DU56422DLTP-K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Rev. 0.1 /May 2004 29
HY5DU56422D(L)TP
HY5DU56822D(L)TP
HY5DU561622D(L)TP
AC Overshoot/Undershoot Specification for Address and Control Pins
This specification is intended for devices with no clamp protection and is guaranteed by design
Overshoot/Undershoot Specification for Data, Strobe, and Mask Pins
Parameter
Specification
DDR333
DDR200/266
Maximum peak amplitude allowed for overshoot (See Figure 1):
1.5V
1.5V
Maximum peak amplitude allowed for undershoot (See Figure 1):
1.5V
1.5V
The area between the overshoot signal and VDD must be less than or equal to (See Figure 1):
4.5V - ns
4.5V - ns
The area between the undershoot signal and GND must be less than or equal to (See Figure 1):
4.5V - ns
4.5V - ns
Parameter
Specification
DDR333
DDR200/266
Maximum peak amplitude allowed for overshoot (See Figure 2):
1.2V
1.2V
Maximum peak amplitude allowed for undershoot (See Figure 2):
1.2V
1.2V
The area between the overshoot signal and VDD must be less than or equal to (See Figure 2):
2.4V - ns
2.4V - ns
The area between the undershoot signal and GND must be less than or equal to (See Figure 2):
2.4V - ns
2.4V - ns
V
DD
0
1
2
3
4
5
6
0
+1
+2
+3
+4
+5
-1
-2
-3
Volts
(V)
Time(ns)
Undershoot
Ground
Max. area=4.5V-ns
Overshoot
Max. amplitude=1.5V
Figure 1: Address and Control AC Overshoot and Undershoot Definitio
V
DD
0
1
2
3
4
5
6
0
+1
+2
+3
+4
+5
-1
-2
-3
Volts
(V)
Time(ns)
Undershoot
Ground
Max. area=2.4V-ns
Overshoot
Max. amplitude=1.2V
Figure 2: DQ/DM/DQS AC Overshoot and Undershoot Definition
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY5DU56422DLTP-L | 256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM) |
| HY5DU56422DLTP-M | 256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM) |
| HY5DU56422DLTP-X | 256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM) |
| HY5DU56422DTP | 256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM) |
| HY5DU56422DTP-H | 256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY5DU56422DLTP-L | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM) |
| HY5DU56422DLTP-M | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM) |
| HY5DU56422DLTP-X | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256M DDR SDRAM (268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM) |
| HY5DU56422DT | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256Mb DDR SDRAM |
| HY5DU56422DT-H | 制造商:Hynix Semi 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。