- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370783 > HYB25D128160TCL-3 (INFINEON TECHNOLOGIES AG) MEMORY SPECTRUM PDF資料下載
參數(shù)資料
| 型號： | HYB25D128160TCL-3 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | MEMORY SPECTRUM |
| 中文描述： | 記憶譜 |
| 文件頁數(shù)： | 20/85頁 |
| 文件大?。?/td> | 3085K |
| 代理商： | HYB25D128160TCL-3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
HYB25D128[400/800/160]C[C/E/T](L)
128 Mbit Double Data Rate SDRAM
Functional Description
Data Sheet
20
Rev. 1.0, 2004-04
3
Functional Description
The 128 Mbit Double Data Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing
268,435,456 bits. The 128 Mbit Double Data Rate SDRAM is internally configured as a quad-bank DRAM.
The 128 Mbit Double Data Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation.
The double-data-rate architecture is essentially a
2n
prefetch architecture, with an interface designed to transfer
two data words per clock cycle at the I/O pins. A single read or write access for the 128 Mbit Double Data Rate
SDRAM consists of a single
2n
-bit wide, one clock cycle data transfer at the internal DRAM core and two
corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.
Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and
continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration
of an Active command, which is then followed by a Read or Write command. The address bits registered
coincident with the Active command are used to select the bank and row to be accessed (BA0, BA1 select the
bank; A0-A11 select the row). The address bits registered coincident with the Read or Write command are used
to select the starting column location for the burst access.
Prior to normal operation, the DDR SDRAM must be initialized. The following sections provide detailed
information covering device initialization, register definition, command descriptions and device operation.
3.1
Initialization
DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than
those specified may result in undefined operation. The following criteria must be met:
No power sequencing is specified during power up or power down given the following criteria:
V
DD
and
V
DDQ
are driven from a single power converter output
V
TT
meets the specification
A minimum resistance of 42
limits the input current from the
V
TT
supply into any pin and
V
REF
tracks
V
DDQ
/2
or the following relationship must be followed:
V
DDQ
is driven after or with
V
DD
such that
V
DDQ
<
V
DD
+ 0.3 V
V
TT
is driven after or with
V
DDQ
such that
V
TT
<
V
DDQ
+ 0.3 V
V
REF
is driven after or with
V
DDQ
such that
V
REF
<
V
DDQ
+ 0.3 V
The DQ and DQS outputs are in the High-Z state, where they remain until driven in normal operation (by a read
access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM
requires a 200
μ
s delay prior to applying an executable command.
Once the 200
μ
s delay has been satisfied, a Deselect or NOP command should be applied, and CKE should be
brought HIGH. Following the NOP command, a Precharge ALL command should be applied. Next a Mode
Register Set command should be issued for the Extended Mode Register, to enable the DLL, then a Mode
Register Set command should be issued for the Mode Register, to reset the DLL, and to program the operating
parameters. 200 clock cycles are required between the DLL reset and any executable command. During the
200 cycles of clock for DLL locking, a Deselect or NOP command must be applied. After the 200 clock cycles, a
Precharge ALL command should be applied, placing the device in the “all banks idle” state.
Once in the idle state, two AUTO REFRESH cycles must be performed. Additionally, a Mode Register Set
command for the Mode Register, with the reset DLL bit deactivated (i.e. to program operating parameters without
resetting the DLL) must be performed. Following these cycles, the DDR SDRAM is ready for normal operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25D128160TCL-37 | MEMORY SPECTRUM |
| HYB25D128160TCL-5 | MEMORY SPECTRUM |
| HYB25D128160TCL-7 | MEMORY SPECTRUM |
| HYB25D128160TFL-3 | CONNECTOR ACCESSORY |
| HYB25D128800CEL-6 | 128 Mbit Double Data Rate SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D128160TCL-37 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D128160TCL-5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D128160TCL-7 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D128160TCL-75 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D128160TCL-7F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。