- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370789 > HYB3164405AJ-50 (SIEMENS A G) 16M x 4-Bit Dynamic RAM PDF資料下載
參數(shù)資料
| 型號： | HYB3164405AJ-50 |
| 廠商： | SIEMENS A G |
| 元件分類： | DRAM |
| 英文描述： | 16M x 4-Bit Dynamic RAM |
| 中文描述： | 16M X 4 EDO DRAM, 50 ns, PDSO32 |
| 文件頁數(shù)： | 13/32頁 |
| 文件大小： | 473K |
| 代理商： | HYB3164405AJ-50 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Semiconductor Group
101
HYB3164(5)405J/T(L)-50/-60
16M x 4-DRAM
Notes:
1) All voltages are referenced to VSS.
Vih may overshoot to VV + 0.2V for pulse widths of < 4ns with 3.3V. Vil may undershoot to -2.0V for pulse width
< 4.0 ns with 3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.
2) ICC1, ICC3, ICC4 and ICC6 and ICC7 depend on cycle rate.
3) ICC1 and ICC4 depend on output loading. Specified values are measured with the output open.
4) Address can be changed once or less while RAS = Vil.In the case of ICC4 it can be changed once or less
during a hyper page mode cycle ( thpc).
5) An initial pause of 100 s is required after power-up followed by 8 RAS-only-refresh cycles, before proper
device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS
initialization cycles instead of 8 RAS cycles are required.
6) AC measurements assume tT = 2 ns.
7) VIH (min.) and VIL (max.) are reference levels for measuring timing of input signals. Also, transition times are
measured between VIH and VIL.
8) Measured with the specified current load and 100 pF at Voh = 2.0 V and Vol = 0.8 V.
9) Operation within the tRCD (max.) limit ensures that tRAC (max.) can be met. tRCD (max.) is specified as a
reference point only: If tRCD is greater than the specified tRCD (max.) limit, then access time is controlled by
tCAC.
10) Operation within the tRAD (max.) limit ensures that tRAC (max.) can be met. tRAD (max.) is specified as a
reference point only: If tRAD is greater than the specified tRAD (max.) limit, then access time is controlled by
tAA.
11) Either tRCH or tRRH must be satisfied for a read cycle.
12) tOFF (max.) and tOEZ (max.) define the time at which the outputs achieve the open-circuit condition and are
not referenced to output voltage levels.
13) Either tDZC or tDZO must be satisfied.
14) Either tCDD or tODD must be satisfied.
15) tWCS, tRWD, tCWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data
sheet as electrical characteristics only. If tWCS > tWCS (min.), the cycle is an early write cycle and the I/O pin
will remain open-circuit (high impedance) through the entire cycle; if tRWD > tRWD (min.), tCWD > tCWD
(min.), tAWD > tAWD (min.) and tCPWD > tCPWD (min.) , the cycle is a read-write cycle and I/O pins will
contain data read from the selected cells. If neither of the above sets of conditions is satisfied, the condition
of the I/O pins (at access time) is indeterminate.
16) These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in
Read-Modify-Write cycles.
17) When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM
operation:
If row addresses are being refresh in an evenly distributed manner over the refresh interval using CBR refresh
cycles, then only one CBR cycle must be performed immediatly after exit from Self Refresh.
If row addresses are being refresh in any other manner (ROR - Distributed/Burst or CBR-Burst) over the
refresh interval, then a full set of row refreshed must be performed immediately before entry to and immediatey
after exit from Self Refresh
18) In a Test Mode Read Cycle, the value of trac, taa, tcac and tcpa are delayed by 5 ns from the specified value.
These parameters must be adjusted in Test Mode cycles by adding 5ns to the specified value. Associated
timings must be adjusted by 5 ns.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB3165405AJ-50 | 16M x 4-Bit Dynamic RAM |
| HYB3164405AJ-60 | 16M x 4-Bit Dynamic RAM |
| HYB3165405AJ-60 | 16M x 4-Bit Dynamic RAM |
| HYB3164405BJ-50 | 16M x 4-Bit Dynamic RAM |
| HYB3165405BJ-50 | 16M x 4-Bit Dynamic RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB3164405AJ-60 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16M x 4-Bit Dynamic RAM |
| HYB3164405AT-40 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16M x 4-Bit Dynamic RAM |
| HYB3164405AT-50 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16M x 4-Bit Dynamic RAM |
| HYB3164405AT-60 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16M x 4-Bit Dynamic RAM |
| HYB3164405ATL-50 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16M x 4-Bit Dynamic RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。