- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370801 > HYS 72V32201GR (SIEMENS AG) PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊) PDF資料下載
參數(shù)資料
| 型號： | HYS 72V32201GR |
| 廠商： | SIEMENS AG |
| 英文描述： | PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊) |
| 中文描述： | 注冊PC100的內(nèi)存模塊（PC100的用于寄存的內(nèi)存模塊） |
| 文件頁數(shù)： | 13/22頁 |
| 文件大?。?/td> | 217K |
| 代理商： | HYS 72V32201GR |
HYS 72Vx2xxGR
PC100 Registered SDRAM-Modules
Data Book
13
3.00
Notes
1. The registered DIMM modules are designed to operate under system operating conditions
between 0-55 deg C ambient, 500 MB/sec sustained bandwidth and 0 LFM airflow.
2. These parameters depend on the cycle rate. All values are measured at 100 MHz operation
frequency. Input signals are changed once during tck excepts for Icc6 and for standby currents
when tck = infinity.
3. These parameters are measured with continous data stream during read access and all DQ
toggling. CL=3 and BL=4 is assumed and the Vcc current is excluded.
4. An initial pause of 100
μ
s is required after power-up. Then a Precharge All Banks command must
be given followed by eight Auto Refresh (CBR) cycles before the Mode Register Set Operation
can begin. Also the on-DIMM PLL must be given enough clock cycles to stabilize before any
operation can be guaranteed.
5. AC timing tests have
V
IL
= 0.8 V and
V
IH
= 2.0 V with the timing referenced to the 1.4 V crossover
point. The transition time is measured between
V
IH
and
V
IL
. All AC measurements assume
t
T
= 1 ns with the AC output load circuit shown. Specified
t
AC
and
t
OH
parameters are measured
with a 50 pF only, without any resistive termination and with a input signal of 1 V/ns edge rate
between 0.8 V and 2.0 V.
6. Self Refresh Exit is a synchronous operation and begins on the second positive clock edge after
CKE returns high. Self Refresh Exit is not complete until a time period equal to
t
RC
is satisfied
after the Self Refresh Exit command is registered.
7. Referenced to the time at which the output achieves the open circuit condition, not to output
voltage levels.
8. Due to the usage of a register device on all input and address signals, all external command
cycle are delayed by one clock (Reg-DIMM Latency = 1) on the module board.
9. Delayed by one clock cycle due to the use of the register device.
A serial presence detect storage device - E
2
PROM 34C02 - is assembled onto the module.
Information about the module configuration, speed, etc. is written into the E
2
PROM device during
module production using a serial presence detect protocol (I
2
C synchronous 2-wire bus)
50 pF
I/O
Measurement conditions for
t
AC
and
t
OH
SPT03404
CLOCK
2.4 V
0.4 V
INPUT
HOLD
t
SETUP
t
t
T
OUTPUT
1.4 V
t
LZ
AC
t
t
AC
OH
t
HZ
t
1.4 V
CL
t
CH
t
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYS 72V128220GR | PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊) |
| HYS 72V16200GR | PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊) |
| HYS 72V32200GR | PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊) |
| HYS 72V64200GR | PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊) |
| HYS 72V8300GU | 3.3 V 8M × 64-Bit × 1 Bank同步動態(tài)DRAM Module(3.3 V 8M × 64-位 × 1列同步動態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYS72V32201GR-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module |
| HYS72V32201GR-8-C2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|32MX72|CMOS|DIMM|168PIN|PLASTIC |
| HYS72V32220GU-7.5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module |
| HYS72V32220GU-7.5-C2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3 V 16M x 64/72-Bit 1 Bank 128MByte SDRAM Module 3.3 V 32M x 64/72-Bit 2 Bank 256MByte SDRAM Module 168-Pin Unbuffered DIMM Modules |
| HYS72V32220GU-75-C2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3 V 16M x 64/72-Bit 1 Bank 128MByte SDRAM Module 3.3 V 32M x 64/72-Bit 2 Bank 256MByte SDRAM Module 168-Pin Unbuffered DIMM Modules |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。