- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296202 > HYS64V16300GU-7.5-C2 (INFINEON TECHNOLOGIES AG) 3.3 V 16M x 64/72-Bit 1 Bank 128MByte SDRAM Module 3.3 V 32M x 64/72-Bit 2 Bank 256MByte SDRAM Module 168-Pin Unbuffered DIMM Modules PDF資料下載
參數(shù)資料
| 型號： | HYS64V16300GU-7.5-C2 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 3.3 V 16M x 64/72-Bit 1 Bank 128MByte SDRAM Module 3.3 V 32M x 64/72-Bit 2 Bank 256MByte SDRAM Module 168-Pin Unbuffered DIMM Modules |
| 中文描述： | 3.3伏16米x 64/72-Bit 1銀行128MByte SDRAM的模塊3.3伏32M的x 64/72-Bit 2銀行256MB的內存模塊168引腳無緩沖DIMM模塊 |
| 文件頁數(shù)： | 8/20頁 |
| 文件大小： | 322K |
| 代理商： | HYS64V16300GU-7.5-C2 |
HYS 64/72V16300/32220GU
SDRAM-Modules
INFINEON Technologies
16
9.01
SPD-Table for PC100 Modules:
Byte#
Description
SPD Entry
Value
Hex
16Mx64
-8
16Mx72
-8
32Mx64
-8
32Mx72
-8
0
Number of SPD bytes
128
80
1
Total bytes in Serial PD
256
08
2
Memory Type
SDRAM
04
3
Number of Row Addresses
(without BS bits)
12
0C
4
Number of Column Addres-
ses
10
0A
5
Number of DIMM Banks
1 / 2
01
02
6
Module Data Width
64 / 72
40
48
40
48
7
Module Data Width (cont’d)
0
00
8
Module Interface Levels
LVTTL
01
9
SDRAM Cycle Time at CL=3
10.0 ns
A0
10
SDRAM Access time from
Clock at CL=3
6.0 ns
60
11
Dimm Config
none / ECC
00
02
00
02
12
Refresh Rate/Type
Self-Refresh,
15.6 s
80
13
SDRAM width,Primary
x8
08
14
Error Checking SDRAM data
width
n/a / x8
00
08
00
08
15
Minimum clock delay for
back-to-back random column
address
t
ccd = 1 CLK
01
16
Burst Length supported
1, 2, 4 & 8
0F
17
Number of SDRAM banks
4
04
18
Supported CAS Latencies
CAS latency = 2
& 3
06
19
CS Latencies
CS latency = 0
01
20
WE Latencies
Write latency = 0
01
21
SDRAM DIMM module
attributes
non buffered/non
reg.
00
22
SDRAM Device Attributes
:General
Vcc tol +/- 10%
0E
23
Min. Clock Cycle Time at
CAS Latency = 2
10.0 ns
A0
24
Max. data access time from
Clock for CL=2
6.0 ns
60
25
Minimum Clock Cycle Time
at CL = 1
not supported
FF
26
Maximum Data Access Time
from Clock at CL=1
not supported
FF
27
Minimum Row Precharge
Time
20 ns
14
28
Minimum Row Active to Row
Active delay tRRD
16 ns
10
相關PDF資料 |
PDF描述 |
|---|---|
| HYS64V32220GU-7-C2 | 32M X 64 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 |
| HYS72V2100GU-10 | 2M X 72 SYNCHRONOUS DRAM MODULE, 8 ns, DMA168 |
| HZ3ALL | 2.7 V, 0.25 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
| HZ5BLL | 4.8 V, 0.25 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
| HZ5CLL | 5.1 V, 0.25 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HYS64V16300GU-75-C2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3 V 16M x 64/72-Bit 1 Bank 128MByte SDRAM Module 3.3 V 32M x 64/72-Bit 2 Bank 256MByte SDRAM Module 168-Pin Unbuffered DIMM Modules |
| HYS64V16300GU-7-C2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3 V 16M x 64/72-Bit 1 Bank 128MByte SDRAM Module 3.3 V 32M x 64/72-Bit 2 Bank 256MByte SDRAM Module 168-Pin Unbuffered DIMM Modules |
| HYS64V16300GU-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module |
| HYS64V16300GU-8-C2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3 V 16M x 64/72-Bit 1 Bank 128MByte SDRAM Module 3.3 V 32M x 64/72-Bit 2 Bank 256MByte SDRAM Module 168-Pin Unbuffered DIMM Modules |
| HYS64V16302GU | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3 V 16M 】 64-Bit, 128MByte SDRAM Module 168-pin Unbuffered DIMM Modules |
發(fā)布緊急采購，3分鐘左右您將得到回復。