參數(shù)資料
型號(hào): HYS72T256220HR-5-A
廠商: INFINEON TECHNOLOGIES AG
英文描述: DDR2 Registered Memory Modules
中文描述: 注冊(cè)的DDR2內(nèi)存模塊
文件頁(yè)數(shù): 4/33頁(yè)
文件大?。?/td> 936K
代理商: HYS72T256220HR-5-A
HYS72T[256/128/64][0/2][0/2]0[G/H]R-[5/3.7]-A
Registered DDR2 SDRAM Modules
Data Sheet
Preliminary
4
Rev. 0.85, 2004-04
1.3 Components on Modules and RawCard
1.4 Pin Definition and Function
DIMM
Density
DRAM components
reference datasheet
PLL
Register
Raw Card
512 MB
HYB18T512800AC
HYB18T512800AF
1:10, 1.8V, CU877
1:1 25-bit 1.8V SSTU32864
A
1024 MB
HYB18T512800AC
HYB18T512800AF
1:10, 1.8V, CU877
1:2 14-bit 1.8V SSTU32864
B
1024 MB
HYB18T512400AC
HYB18T512400AF
1:10, 1.8V, CU877
1:2 14-bit 1.8V SSTU32864
C
2048 MB
HYB18T512400AC
HYB18T512400AF
tbd.
tbd.
tbd.
2048 MB
HYB18T512400AC
HYB18T512400AF
tbd.
tbd.
tbd.
For a detailed description of all functionalities of the DRAM components on these modules see the referenced component data
sheet
Pin Name
Description
Pin Name
Description
A[13:0]
Row Address Inputs
CB[7:0]
DIMM ECC Check Bits
A11, A[9:0]
Column Address Inputs
4)
DQS[8:0]
SDRAM low data strobes
A10/AP
Column Address Input for Auto-
Precharge
DM[8:0] /
DQS[17:9]
SDRAM low data mask/
high data strobes
BA[1:0]
SDRAM Bank Selects
DQS[17:0]
SDRAM differential data strobes
CK0
Clock input
(positive line of differential pair)
SCL
Serial bus clock
CK0
Clock input
(negative line of differential pair)
SDA
Serial bus data line
RAS
Row Address Strobe
SA[2:0]
slave address select
CAS
Column Address Strobe
V
DD
Power (+ 1.8 V)
WE
Read/Write Input
V
REF
I/O reference supply
CS[1:0]
Chip Selects
3)
V
SS
Ground
CKE[1:0]
Clock Enable
3)
V
DDSPD
RESET
EEPROM power supply
ODT[1:0]
Active termination control lines
1) 3)
Register and PLL control pin
2)
DQ[63:0]
Data Input/Output
NC
No connection
1) Active termination only applies to DQ, DQS, DQS and DM signals
2) When low, all register outputs will be driven low and the PLL clocks to the DRAM and registers will be set to low levels (the
PLL will remain synchronized with the input clock
3) CS1, ODT1 and CKE1 are used on dual rank modules only
4) Column address A11 is used on modules based on x4 organised 512Mb DDR2 components only.
相關(guān)PDF資料
PDF描述
HYS72T128000HR-5-A DDR2 Registered Memory Modules
HYS72T64001GR DDR2 Registered DIMM Modules
HYS72T64020GR-37-A DDR2 Registered DIMM Modules
HYS72T32000GR-37-A DDR2 Registered DIMM Modules
HYS72T64020GR-5-A DDR2 Registered DIMM Modules
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYS72T256220HR-5-B 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Registered DDR2 SDRAM Modules
HYS72T256322HP 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Dual-Die Registered DDR2 SDRAM Modules
HYS72T256322HP-3.7-A 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Dual-Die Registered DDR2 SDRAM Modules
HYS72T256322HP-3S-A 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Dual-Die Registered DDR2 SDRAM Modules
HYS72T256420HFD-3.7-A 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Fully-Buffered DDR2 SDRAM Modules