參數(shù)資料
型號(hào)： HYS72T64000GR
廠商： INFINEON TECHNOLOGIES AG
英文描述： DDR2 Registered Memory Modules
中文描述： 注冊(cè)的DDR2內(nèi)存模塊
文件頁(yè)數(shù)： 17/67頁(yè)
文件大?。?/td> 1527K
代理商： HYS72T64000GR
HYS[64T[3200/6400/12802]0/72T[6400/12802]0][G/H]U–[3.7/5]–A
512 Mbit DDR2 SDRAM
Overview
Data Sheet
17
Rev. 0.87, 2004-06
09122003-GZEK-H4J6
Table 8
Symbol
CK0-CKn,
CK0-CKn
Input/Output Functional Description
Type
Polarity
I
Cross
point
Function
The system clock inputs. All address and command lines are sampled on the
cross point of the rising edge of CK and the falling edge of CK. A Delay Locked
Loop (DLL) circuit is driven from the clock inputs and output timing for read
operations is synchronized to the input clock.
Activates the DDR2 SDRAM CK signal when high and deactivates the CK signal
when low. By deactivating the clocks, CKE low initiates the Power Down Mode
or the Self Refresh Mode.
Enables the associated DDR2 SDRAM command decoder when low and
disables the command decoder when high. When the command decoder is
disabled, new commands are ignored but previous operations continue. Rank 0
is selected by S0; Rank 1 is selected by S1.
When sampled at the cross point of the rising edge of CK,and falling edge of CK,
RAS, CAS and WE define the operation to be executed by the SDRAM.
Selects internal SDRAM memory bank
Asserts on-die termination for DQ, DM, DQS, and DQS signals if enabled via the
DDR2 SDRAM mode register.
During a Bank Activate command cycle, defines the row address when sampled
at the crosspoint of the rising edge of CK and falling edge of CK. During a Read
or Write command cycle, defines the column address when sampled at the cross
point of the rising edge of CK and falling edge of CK. In addition to the column
address, AP is used to invoke autoprecharge operation at the end of the burst
read or write cycle. If AP is high, autoprecharge is selected and BA0-BAn
defines the bank to be precharged. If AP is low, autoprecharge is disabled.
During a Precharge command cycle, AP is used in conjunction with BA[1:0] to
control which bank(s) to precharge. If AP is high, all banks will be precharged
regardless of the state of BA0-BAn inputs. If AP is low, then BA0-BAn are used
to define which bank to precharge.
Data Input/Output pins
The data write masks, associated with one data byte. In Write mode, DM
operates as a byte mask by allowing input data to be written if it is low but blocks
the write operation if it is high. In Read mode, DM lines have no effect
.
The data strobes, associated with one data byte, sourced with data transfers. In
Write mode, the data strobe is sourced by the controller and is centered in the
data window. In Read mode the data strobe is sourced by the DDR2 SDRAM
and is sent at the leading edge of the data window. DQS signals are
complements, and timing is relative to the crosspoint of respective DQS and
DQS. If the module is to be operated in single ended strobe mode, all DQS
signals must be tied on the system board to
V
SS
through a 20 ohm to 10 Kohm
resistor
and DDR2 SDRAM mode registers programmed appropriately.
Power supplies for core, I/O, Serial Presence Detect, and ground for the module.
CKE0-
CKEn
I
Active
High
S0-Sn
I
Active
Low
RAS, CAS,
WE
BA0-BAn
ODT0-
ODTn
A[9:0],
A10/AP,
A[12:11]
I
Active
Low
—
Active
High
—
I
I
I
DQ[63:0]
DM[8:0]
I/O
I
—
Active
High
DQS[8:0],
DQS[8:0]
I/O
Cross
point
V
DD
,
V
DDSPD
,
V
SS
SDA
Supply
—
I/O
—
This is a bidirectional pin used to transfer data into or out of the SPD EEPROM.
A resistor must be connected from SDA to to
V
DDSPD
on the motherboard to act
as a pull-up.
This signal is used to clock data into and out of the SPD EEPROM.
Address pins used to select the Serial Presence Detect base address.
SCL
SA0-SAn
I
I
—
—
相關(guān)PDF資料
PDF描述
HYS72T64000GU 240-Pin Unbuffered DDR2 SDRAM Modules
HYS72T64000HR DDR2 Registered Memory Modules
HYS72T64000HU 240-Pin Unbuffered DDR2 SDRAM Modules
HYS64T128020HU-5-A 240-Pin Unbuffered DDR2 SDRAM Modules
HYS72T64000HU-5-A 240-Pin Unbuffered DDR2 SDRAM Modules
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYS72T64000GR-37-A 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:DDR2 Registered Memory Modules
HYS72T64000GR-5-A 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:DDR2 Registered Memory Modules
HYS72T64000GU 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:240-Pin Unbuffered DDR2 SDRAM Modules
HYS72T64000GU-37-A 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:240-Pin Unbuffered DDR2 SDRAM Modules
HYS72T64000GU-5-A 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:240-Pin Unbuffered DDR2 SDRAM Modules
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*