- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67682 > IBM25EMPPC740LEBF3000 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255 PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM25EMPPC740LEBF3000 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255 |
| 封裝： | 21 X 21 MM, 1.27 MM PITCH, CERAMIC, BGA-255 |
| 文件頁(yè)數(shù)： | 37/50頁(yè) |
| 文件大?。?/td> | 600K |
| 代理商： | IBM25EMPPC740LEBF3000 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)當(dāng)前第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)
Page 38
Version 1.51
PowerPC 740 and PowerPC 750 Datasheet
5/20/99
PowerPC 740 and PowerPC 750 Embedded Microprocessor
IBM CMOS 0.20 um Copper Technology EMPPC740L and EMPPC750L
Pull-up Resistor Requirements
The 750 requires high-resistive (weak: 10K
) pull-up resistors on several control signals of the bus interface
to maintain the control signals in the negated state after they have been actively negated and released by the
750 or other bus masters. These signals are: TS, ABB, DBB, TT[0:4], TBST, GBL, and ARTRY.
In addition, the 750 has one open-drain style output that requires a pull-up resistor (weak or stronger: 4.7K
- 1- K
) if it is used by the system. This signal is: CKSTP_OUT.
The data bus input receivers are normally turned off when no read operation is in progress and do not require
pull-up resistors on the data bus. Other data bus receivers in the system, however, may require pull-ups, or
that those signals be otherwise driven by the system during inactive periods. The data bus signals are: DH[0-
31], DL[0-31], and DP[0-7].
If address or data parity is not used by the system, and the respective parity checking is disabled through
HID0, the input receivers for those pins are disabled, and those pins do not require pull-up resistors and
should be left unconnected by the system. If all parity generation is disabled through HID0, then all parity
checking should also be disabled through HID0, and all parity pins may be left unconnected by the system.
No pull-up resistors are normally required for the L2 interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25EMPPC750LDBA3660 | 32-BIT, 366 MHz, RISC PROCESSOR, CBGA360 |
| IBM25EMPPC750LDBC3330 | 32-BIT, 333 MHz, RISC PROCESSOR, CBGA360 |
| IBM25EMPPC750LDBE3330 | 32-BIT, 333 MHz, RISC PROCESSOR, CBGA360 |
| IBM25EMPPC750EBUB2330 | 32-BIT, 233 MHz, RISC PROCESSOR, CBGA360 |
| IBM25EMPPC740EBUF2000 | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25EMPPC740LEBF333 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBF366 | 制造商:IBM Microelectronics 功能描述:OEM LONESTAR DD2.2 740 CMOS7SO CBGA 21MM - Trays 制造商:IBM 功能描述:IBM IBM25EMPPC740LEBF366 Co-Processors |
| IBM25EMPPC740LEBF400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBF466 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC750LEBA300 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。