- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67682 > IBM25PPC750L-GB375A2T 32-BIT, 375 MHz, RISC PROCESSOR, CBGA360 PDF資料下載
參數(shù)資料
| 型號： | IBM25PPC750L-GB375A2T |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 375 MHz, RISC PROCESSOR, CBGA360 |
| 封裝： | 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件頁數(shù)： | 14/48頁 |
| 文件大?。?/td> | 608K |
| 代理商： | IBM25PPC750L-GB375A2T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
12/8/99
Version 1.02
Page 21
PowerPC 740 and PowerPC 750 Microprocessor
CMOS 0.20
m Copper Technology, PID-8p, PPC740L and PPC750L, dd3.2
L2 Bus Output AC Specications
L2 Bus Output Interface AC Timing Specications1
3
Num
Characteristic
L2CR[14:15] is equivalent to:
Unit
Notes
002
01
10
11
Min
Max
Min
Max
Min
Max
Min
Max
26
L2SYNC_IN to output valid,
Fmax7 up through 375 MHz.
—
3.2
—
3.7
—
Rsv5
—
Rsv5
ns
26
L2SYNC_IN to output valid, Fmax
= 400 MHz.
—
3.0
—
3.5
—
Rsv5
—
Rsv5
ns
26
L2SYNC_IN to output valid, Fmax
= 433 and 450 MHz.
—
2.6
—
3.1
—
Rsv5
—
Rsv5
ns
26
L2SYNC_IN to output valid, Fmax
= 466 and 500 MHz.
—
2.4
—
2.9
—
Rsv5
—
Rsv5
ns
27
L2SYNC_IN to output hold
0.5
—
1.0
—
Rsv5
—
Rsv5
—
ns
28
L2SYNC_IN to high impedance
—
3.5
—
4.0
—
Rsv5
—
Rsv5
ns
Note:
1. All outputs are measured from the Vm of the rising edge of L2SYNC_IN to the Vm of the signal in question. The output timings are measured at the pins
(see Figure 8).
2. The outputs are valid for both single-ended and differential L2CLK modes. For flow-through and pipelined reg-reg synchronous burst SRAMs,
L2CR[14:15] = 00 is recommended. For pipelined late-write synchronous burst SRAMs, L2CR[14:15] = 01 is recommended.
3. All maximum timing specifications assume CL = 20pF.
4. This measurement assumes CL= 5pF.
5. Reserved for future use.
6. Guaranteed by design and characterization, and not tested.
7. Specifications are shown as a Function of Maximum Core Frequency (Fmax). They refer to the effective Fmax of the part after derating for application
conditions. For example, a nominal 450 MHz part running at application conditions that derate its Fmax to 400 MHz will meet or exceed the specifica-
tions shown for Fmax = 400 MHz.
Figure 8. L2 Bus Output Timing Diagrams
27
VM
L2SYNC_IN
26
ALL OUTPUTS
VM
28
L2DATA BUS
VM
Vm = 1.4 V for L2OVdd = 3.3 V., else Vm = L2OVdd/2
相關PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC750L-GB400A2R | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750L-GB400A2T | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750-DB0M2500 | 32-BIT, 250 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750CX-CP30-3T | 32-BIT, 433 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CX-CP40-3T | 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC750L-GB375C2R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB375C2SR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB375C2ST | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB375C2T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM25PPC750L-GB375D2R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。