參數(shù)資料
型號: IBMB3N16734HCB-260
英文描述: x72 SDRAM Module
中文描述: x72內(nèi)存模塊
文件頁數(shù): 16/20頁
文件大?。?/td> 378K
代理商: IBMB3N16734HCB-260
IBM13N16644HCC
IBM13N16734HCC
16M x 64/72 Two-Bank Unbuffered SDRAM Module
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 16 of 20
19L7296.E93875B
12/99
Presence Detect Read and Write Cycle
Symbol
Parameter
Min
Max
Unit
Notes
f
SCL
SCL Clock Frequency
100
kHz
T
I
Noise Suppression Time Constant at SCL, SDA Inputs
100
ns
t
AA
SCL Low to SDA Data Out Valid
0.3
3.5
μ
s
t
BUF
Time the Bus Must Be Free before a New Transmission Can Start
4.7
μ
s
t
HD:STA
Start Condition Hold Time
4.0
μ
s
t
LOW
Clock Low Period
4.7
μ
s
t
HIGH
Clock High Period
4.0
μ
s
t
SU:STA
Start Condition Setup Time (for a Repeated Start Condition)
4.7
μ
s
t
HD:DAT
Data in Hold Time
0
μ
s
t
SU:DAT
Data in Setup Time
250
ns
t
r
SDA and SCL Rise Time
1
μ
s
t
f
SDA and SCL Fall Time
300
ns
t
SU:STO
Stop Condition Setup Time
4.7
μ
s
t
DH
Data Out Hold Time
300
ns
t
WR
Write Cycle Time
15
ms
1
1. The Write cycle time (t
WR
) is the time from a valid stop condition of a write sequence to the end of the internal Erase/Program cycle.
During the Write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and
the device does not respond to its slave address.
相關(guān)PDF資料
PDF描述
IBMB3N16734HCB-360 x72 SDRAM Module
IBMB3N16734HCB-75AT x72 SDRAM Module
IBMB3N8644HCB-75AT x64 SDRAM Module
IBMB3N8734HCB-75AT x72 SDRAM Module
IBM13N16644HCB-75AT x64 SDRAM Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBMFDM44H-064J 制造商:STEC Inc 功能描述:64MB FLASH 44PIN HORIZ IBM - Bulk
IBMFDM44H-064J-01 制造商:STEC Inc 功能描述:AKA:IBM00-01234-0A1C - Bulk
IBMFDM44H-064JU-01 制造商:STEC Inc 功能描述:AKA: IBM00-01234-0B1CU - Bulk
IBMFDM44H-128MM1U 制造商:STEC Inc 功能描述:128MB CF, COMMERCIAL TEMP - Bulk
IBMN364164CT3C360 制造商:IBM 功能描述:*