- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360711 > IC41LV16100S-50T 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE PDF資料下載
參數(shù)資料
| 型號(hào)： | IC41LV16100S-50T |
| 英文描述： | 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| 中文描述： | 100萬(wàn)× 16（16兆）動(dòng)態(tài)與江戶頁(yè)面模式內(nèi)存 |
| 文件頁(yè)數(shù)： | 7/21頁(yè) |
| 文件大?。?/td> | 676K |
| 代理商： | IC41LV16100S-50T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
IC41C16100S
IC41LV16100S
Integrated Circuit Solution Inc.
DR010-0D 11/26/2004
7
ELECTRICAL CHARACTERISTICS
(1)
(Recommended Operating Conditions unless otherwise noted.)
Symbol
Parameter
Test Condition
Any input 0V
≤
V
IN
≤
Vcc
Other inputs not under test = 0V
Speed
Min.
Max.
Unit
I
IL
Input Leakage Current
–5
5
μA
I
IO
Output Leakage Current
Output is disabled (Hi-Z)
0V
≤
V
OUT
≤
Vcc
–5
5
μA
V
OH
Output High Voltage Level
I
OH
= –5.0 mA (5V)
I
OH
= –2.0 mA (3.3V)
2.4
—
V
V
OL
Output Low Voltage Level
I
OL
= 4.2 mA (5V)
I
OL
= 2.0 mA (3.3V)
—
0.4
V
I
CC
1
Standby Current: TTL
RAS
,
LCAS
,
UCAS
≥
V
IH
Commerical
5V
3.3V
5V
3.3V
—
—
—
—
2
1
3
2
mA
Extended
mA
I
CC
2
Standby Current: CMOS
RAS
,
LCAS
,
UCAS
≥
V
CC
– 0.2V
5V
3.3V
—
—
1
mA
0.5
I
CC
3
Operating Current:
Random Read/Write
(2,3,4)
Average Power Supply Current
RAS
,
LCAS
,
UCAS
,
Address Cycling, t
RC
= t
RC
(min.)
-45
-50
-60
—
—
—
190
160
145
mA
I
CC
4
Operating Current:
EDO Page Mode
(2,3,4)
Average Power Supply Current
RAS
= V
IL
,
LCAS
,
UCAS
,
Cycling t
PC
= t
PC
(min.)
-45
-50
-60
—
—
—
100
90
80
mA
I
CC
5
Refresh Current:
RAS
-Only
(2,3)
Average Power Supply Current
RAS
Cycling,
LCAS
,
UCAS
≥
V
IH
t
RC
= t
RC
(min.)
-45
-50
-60
—
—
—
180
160
145
mA
I
CC
6
Refresh Current:
CBR
(2,3,5)
Average Power Supply Current
RAS
,
LCAS
,
UCAS
Cycling
t
RC
= t
RC
(min.)
-45
-50
-60
—
—
—
180
160
145
mA
I
CCS
Self Refresh Current
Self Refresh mode
—
—
300
μA
Notes:
1. An initial pause of 200 μs is required after power-up followed by eight
RAS
refresh cycles (
RAS
-Only or CBR) before proper device
operation is assured. The eight
RAS
cycles wake-up should be repeated any time the t
REF
refresh requirement is exceeded.
2. Dependent on cycle rates.
3. Specified values are obtained with minimum cycle time and the output open.
4. Column-address is changed once each EDO page cycle.
5. Enables on-chip refresh and address counters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IC41LV16100S-50TG | 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IC41LV16100S-50TI | 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IC41LV16100S-50TIG | 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IC41LV16100S-60K | 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IC41LV16100S-60KG | 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IC41LV16100S-50TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IC41LV16100S-50TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IC41LV16100S-50TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IC41LV16100S-60K | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IC41LV16100S-60KG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。