- 您現在的位置：買賣IC網 > PDF目錄360718 > IC42S32400L-8BI 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM PDF資料下載
參數資料
| 型號： | IC42S32400L-8BI |
| 英文描述： | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| 中文描述： | 100萬× 32位× 4個銀行（128兆）內存 |
| 文件頁數： | 23/62頁 |
| 文件大?。?/td> | 899K |
| 代理商： | IC42S32400L-8BI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
IC42S32400
IC42S32400L
Integrated Circuit Solution Inc.
DR038-0C 02/01/2005
23
6.A.C.Test Conditions
LVTTL Interface
Reference Level of Output Signals
Output Load
Input Signal Levels
Transition Time (Rise and Fall)of Input Signals
Reference Level of Input Signals
1.4V /1.4V
Reference to the Under Output Load (B)
2.4V /0.4V
1ns
1.4V
3.3V
1.2k
870
30pF
Output
LVTTL D.C. Test Load (A)
1.4V
50
Output
30pF
Z0=
50
LVTTL A.C. Test Load (B)
7.
Transition times are measured between VIH and VIL.Transition(rise and fall)of input signals are in a fixed slope
(1 ns).
t
HZ
defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
If clock rising time is longer than 1 ns,(t
R
/2 -0.5)ns should be added to the parameter.
10. Assumed input rise and fall time t
T
(t
R
&t
F
)=1 ns
If t
R
or t
F
is longer than 1 ns,transient time compensation should be considered,i.e.,[(tr +tf)/2 -1 ]ns
should be added to the parameter.
11. Power up Sequence
Power up must be performed in the following sequence.
1) Power must be applied to V
DD
and V
DDQ
(simultaneously)when all input signals are held “NOP”state
and both CKE =”H”and DQM =”H.”The CLK signals must be started at the same
time.
2) After power-up,a pause of 200
μ
seconds minimum is required.Then,it is recom
mended that DQM is held “HIGH”(V
DD
levels)to ensure DQ output is in high
impedance.
3) All banks must be precharged.
4) Mode Register Set command must be asserted to initialize the Mode register.
5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.
8.
9.
相關PDF資料 |
PDF描述 |
|---|---|
| IC42S32400L-8T | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400L-8TG | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400L-8TI | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-8TG | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400-8TI | 1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IC42S32400L-8BIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400L-8T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400L-8TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400L-8TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
| IC42S32400L-8TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。