- 您現在的位置：買賣IC網 > PDF目錄360723 > IC61LV256-8JIG 32K x 8 Hight Speed SRAM with 3.3V PDF資料下載
參數資料
| 型號： | IC61LV256-8JIG |
| 英文描述： | 32K x 8 Hight Speed SRAM with 3.3V |
| 中文描述： | 32K的× 8 Hight高速SRAM與3.3V |
| 文件頁數： | 8/9頁 |
| 文件大?。?/td> | 122K |
| 代理商： | IC61LV256-8JIG |
IC61LV256
8
Integrated Circuit Solution Inc.
AHSR027-0B
11/28/2003
DATA UNDEFINED
LOW
t
WC
VALID ADDRESS
t
PWE1
t
AW
t
HA
HIGH-Z
t
HD
t
SA
t
HZWE
ADDRESS
CE
WE
D
OUT
D
IN
OE
DATA
IN
VALID
t
LZWE
t
SD
WRITE CYCLE NO. 2
(
WE
Controlled,
OE
is HIGH During Write Cycle)
(1,2)
WRITE CYCLE NO. 3
(
WE
Controlled,
OE
is LOW During Write Cycle)
(1)
DATA UNDEFINED
t
WC
VALID ADDRESS
LOW
LOW
t
PWE2
t
AW
t
HA
HIGH-Z
t
HD
t
SA
t
HZWE
ADDRESS
CE
WE
D
OUT
D
IN
OE
DATA
IN
VALID
t
LZWE
t
SD
Notes:
1. The internal write time is defined by the overlap of
CE
LOW and
WE
LOW. All signals must be in valid states to initiate a Write,
but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling
edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if
OE
> V
IH
.
相關PDF資料 |
PDF描述 |
|---|---|
| IC61LV6416-10B | RES 7K68 SM 1/4W F 1206C THKF 100PPM TR |
| IC61LV6416-10BI | 64K x 16 Hight Speed SRAM with 3.3V |
| IC61LV6416-10K | 64K x 16 Hight Speed SRAM with 3.3V |
| IC61LV6416-10KI | 64K x 16 Hight Speed SRAM with 3.3V |
| IC61LV6416-10T | 64K x 16 Hight Speed SRAM with 3.3V |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IC61LV256-8T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:32K x 8 Hight Speed SRAM with 3.3V |
| IC61LV256-8TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:32K x 8 Hight Speed SRAM with 3.3V |
| IC61LV256-8TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:32K x 8 Hight Speed SRAM with 3.3V |
| IC61LV256-8TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:32K x 8 Hight Speed SRAM with 3.3V |
| IC61LV5128 | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 8 HIGH-SPEED CMOS STATIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。