- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383083 > ICL7104 (Intersil Corporation) 14-Bit/16-Bit, Microprocessor- Compatible, 2-Chip, A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | ICL7104 |
| 廠商： | Intersil Corporation |
| 英文描述： | 14-Bit/16-Bit, Microprocessor- Compatible, 2-Chip, A/D Converter |
| 中文描述： | 14-Bit/16-Bit，微處理器兼容，2芯片，A / D轉(zhuǎn)換 |
| 文件頁(yè)數(shù)： | 11/21頁(yè) |
| 文件大小： | 198K |
| 代理商： | ICL7104 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
5-16
Detailed Description
ANALOG SECTION
Figure 6 shows the equivalent Circuit of the Analog Section
of both the ICL7104/8052 and the ICL7104/8068 in the 3
different phases of operation. If the Run/Hold pin is left open
or tied to V+, the system will perform conversions at a rate
determined by the clock frequency: 131,072 for - 16 and
32,368 for - 14 clock periods per cycle (see Figure 8
conversion timing).
Auto-Zero Phase I
(Figure 6A)
During Auto-Zero, the input of the buffer is shorted to analog
ground thru switch 2, and switch 1 closes a loop around the
integrator and comparator. The purpose of the loop is to
charge the Auto-Zero capacitor until the integrator output no
longer changes with time. Also, switches 4 and 9 recharge
the reference capacitor to V
REF
.
Input Integrate Phase II
(Figure 6B)
During input integrate the Auto-Zero loop is opened and the
analog input is connected to the buffer input thru switch 3.
(The reference capacitor is still being charged to V
REF
during this time.) If the input signal is zero, the buffer,
integrator and comparator will see the same voltage that
existed in the previous sate (Auto-Zero). Thus the integrator
output will not change but will remain stationary during the
entire Input Integrate cycle. If V
IN
is not equal to zero, an
unbalanced condition exists compared to the Auto-Zero
phase, and the integrator will generate a ramp whose slope
is proportional to V
IN
. At the end of this phase, the sign of
the ramp is latched into the polarity F/F.
Deintegrate Phase III
(Figures 6C and 6D)
During the Deintegrate phase, the switch drive logic uses the
output of the polarity F/F in determining whether to close
switches 6 and 9 or 7 and 8. If the input signal was positive,
switches 7 and 8 are closed and a voltage which is V
REF
more negative than during Auto-Zero is impressed on the
buffer input. Negative inputs will cause +V
REF
to be applied
to the buffer input via switches 6 and 9. Thus, the reference
capacitor generates the equivalent of a (+) reference or a (-)
reference from the single reference voltage with negligible
error. The reference voltage returns the output of the integra-
tor to the zero-crossing point established in Phase I. The
time, or number of counts, required to do this is proportional
to the input voltage. Since the Deintegrate phase can be
twice as long as the Input integrate phase, the input voltage
required to give a full scale reading = 2V
REF
.
NOTE: Once a zero crossing is detected, the system automatically
reverts to Auto-Zero phase for the leftover Deintegrate time (unless
RUN/HOLD is manipulated, see RUN/HOLD input in detailed
description, digital section).
FIGURE 5. HANDSHAKE MODE TIMING DIAGRAM
CLOCK 1 H
(PIN 25)
L
EITHER:
MODE PIN
OR
INTERNAL
LATCH PULSE IF
MODE “HI”
INTERNAL
MODE
H
L
H
L
UART
NORM
DON’T CARE
L
DON’T CARE
DON’T CARE
STABLE
DATA VALID, STABLE
DATA VALID, STABLE
t
CDH
EXT
EXT
t
MW
t
SM
t
CWH
H
H
L
H
L
H
L
IGNORED
IGNORED
CE/LD
SEN
(EXTERNAL
SIGNAL)
HBEN
O/R, POL
01-14
LBEN
BITS 1-5
t
ME
t
MB
t
CEL
t
CEH
t
SS
t
CBL
t
CDL
t
CBH
t
CBZ
t
CEZ
THREE-STATE WITH PULLUP
THREE-STATE
-16 HAS EXTRA (MBEN) PHASE
HANDSHAKE MODE
TRIGGERED BY
OR
ICL8052/ICL7104, ICL8068/ICL7104
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICL7104-14CPL | 14-Bit/16-Bit, Microprocessor- Compatible, 2-Chip, A/D Converter |
| ICL7104-16CPL | 14-Bit/16-Bit, Microprocessor- Compatible, 2-Chip, A/D Converter |
| ICL7106 | 3 1/2 Digital ADC(3 1/2位數(shù)，具有直接液晶顯示驅(qū)動(dòng)器的ADC) |
| ICL7107 | 3 1/2 Digital ADC(3 1/2位數(shù)，具有直接液晶顯示驅(qū)動(dòng)器的ADC) |
| ICL7107CJL | 3 Digit A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICL7104-12CDL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Data Acquisition |
| ICL7104-12CJL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Data Acquisition |
| ICL7104-12CPL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Data Acquisition |
| ICL7104-14 WAF | 制造商:Harris Corporation 功能描述: |
| ICL7104-14CDL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Data Acquisition |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。