- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3380 > ICL7650SCPDZ (Intersil)IC OPAMP CHOP STAB 2MHZ 14-PDIP PDF資料下載
參數(shù)資料
| 型號： | ICL7650SCPDZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 8/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP CHOP STAB 2MHZ 14-PDIP |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 放大器類型： | 斷路器（零漂移） |
| 電路數(shù)： | 1 |
| 轉(zhuǎn)換速率： | 2.5 V/µs |
| 增益帶寬積： | 2MHz |
| 電流 - 輸入偏壓： | 4pA |
| 電壓 - 輸入偏移： | 700µV |
| 電流 - 電源： | 2mA |
| 電流 - 輸出 / 通道： | 30mA |
| 電壓 - 電源，單路/雙路(±)： | 4.5 V ~ 16 V，±2.25 V ~ 8 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 14-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 14-PDIP |
| 包裝： | 管件 |
4
FN2920.10
April 12, 2007
Test Circuit
Application Information
Detailed Description
AMPLIFIER
The functional diagram shows the major elements of the
ICL7650S. There are two amplifiers, the main amplifier, and the
nulling amplifier. Both have offset-null capability. The main
amplifier is connected continuously from the input to the output,
while the nulling amplifier, under the control of the chopping
oscillator and clock circuit, alternately nulls itself and the main
amplifier. The nulling connections, which are MOSFET gates,
are inherently high impedance, and two external capacitors
provide the required storage of the nulling potentials and the
necessary nulling-loop time constants. The nulling arrangement
operates over the full common-mode and power-supply
ranges, and is also independent of the output level, thus giving
exceptionally high CMRR, PSRR, and AVOL.
Careful balancing of the input switches, and the inherent
balance of the input circuit, minimizes chopper frequency
charge injection at the input terminals, and also the feed
forward-type injection into the compensation capacitor, which
is the main cause of output spikes in this type of circuit.
INTERMODULATION
Previous chopper-stabilized amplifiers have suffered from
intermodulation effects between the chopper frequency and
input signals. These arise because the finite AC gain of the
amplifier necessitates a small AC signal at the input. This is
seen by the zeroing circuit as an error signal, which is
chopped and fed back, thus injecting sum and difference
frequencies and causing disturbances to the gain and phase
vs frequency characteristics near the chopping frequency.
These effects are substantially reduced in the ICL7650S by
feeding the nulling circuit with a dynamic current,
corresponding to the compensation capacitor current, in such
a way as to cancel that portion of the input signal due to finite
AC gain. Since that is the major error contribution to the
ICL7650S, the intermodulation and gain/phase disturbances
are held to very low values, and can generally be ignored.
CAPACITOR CONNECTION
The null/storage capacitors should be connected to the
CEXTA and CEXTB pins, with a common connection to the
CRETN pin. This connection should be made directly by
either a separate wire or PC trace to avoid injecting load
current IR drops into the capacitive circuitry. The outside foil,
where available, should be connected to CRETN.
OUTPUT CLAMP
The OUTPUT CLAMP pin allows reduction of the overload
recovery time inherent with chopper-stabilized amplifiers.
When tied to the inverting input pin, or summing junction, a
current path between this point and the OUTPUT pin occurs
just before the device output saturates. Thus uncontrolled
input differentials are avoided, together with the consequent
charge buildup on the correction-storage capacitors. The
output swing is slightly reduced.
Output Source Current
IO SOURCE
+25
2.9
4.5
-
mA
0 to +70
2.3
-
mA
Output Sink Current
IO SINK
+2525
30-
mA
0 to +70
20
-
mA
Internal Chopping Frequency
fCH
Pins 13 and 14 Open
+25
120
250
375
Hz
Clamp ON Current (Note 5)
RL = 100kΩ
+2525
70-
μA
Clamp OFF Current (Note 5)
-4V
≤ VOUT ≤ +4V
+25
-
0.001
5
nA
0 to +70
-
10
nA
NOTES:
3. These parameters are guaranteed by design and characterization, but not tested at temperature extremes because thermocouple effects prevent
precise measurement of these voltages in automatic test equipment.
4. OUTPUT CLAMP not connected. See typical characteristic curves for output swing vs clamp current characteristics.
5. See OUTPUT CLAMP under detailed description.
6. All significant improvements over the industry-standard ICL7650 are highlighted in bold italics.
Electrical Specifications
VSUPPLY = ±5V. See Test Circuit, Unless Otherwise Specified (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
TEMP.
(°C)
MIN
TYP
MAX
UNITS
ICL7650S
+
-
OUTPUT
R2
1M
Ω
C
CR
0.1
μF0.1μF
C
R1
1M
Ω
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 63481-1 | CONN UNINS RECPT 15-21AWG 0.250 |
| 63480-1 | CONN UNINS RECPT 22-27AWG 0.250 |
| 1.5KE100CA/54 | TVS 1500W 100V BI-DIR AXIAL |
| 1.5KE68CA/54 | TVS 1500W 68V BI-DIR AXIAL 1.5KE |
| 521271-1 | CONN RECEPT 14-18AWG 0.187 NATRL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICL7650SIJA-1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ICL7650SIPA-1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ICL7650SIPD | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ICL7650SITV-1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ICL7650SMJD/HR WAF | 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。