- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8967 > ICS1562BM-001 (IDT, Integrated Device Technology Inc)IC VIDEO CLK SYNTHESIZER 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | ICS1562BM-001 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 15/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC VIDEO CLK SYNTHESIZER 16-SOIC |
| 標準包裝： | 48 |
| 類型： | 時鐘/頻率合成器，時鐘發(fā)生器，扇出配送 |
| PLL： | 是 |
| 輸入： | CMOS，TTL，晶體 |
| 輸出： | CMOS，PECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:3 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 260MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應商設(shè)備封裝： | 16-SOIC |
| 包裝： | 管件 |
| 其它名稱： | 1562BM-001 |
Pipeline Delay Reset Function
The ICS1562B implements the clocking sequence required to
reset the pipeline delay on Brooktree RAMDACs when the
LOAD output is programmed for a modulus of either 3, 4, 5,
6, 8 or 10. This sequence can be generated by setting the
appropriate register bit (DACRST) to a logic 1 and then reset-
ting to logic 0.
When changing frequencies, it is advisable to allow 500 mi-
croseconds after the new frequency is selected to activate the
reset function. The output frequency of the synthesizer should
be stable enough at that point for the video DAC to correctly
execute its reset sequence. See Figure 4 for a diagram of the
pipeline delay reset sequence.
Reference Oscillator and Crystal
Selection
The ICS1562B has circuitry on-board to implement a Pierce
oscillator with the addition of only one external component, a
quartz crystal. Pierce oscillators operate the crystal in anti-
(also called parallel-) resonant mode. See the AC Charac-
teristics for the effective capacitive loading to specify when
ordering crystals.
Series-resonant crystals may also be used with the ICS1562B.
Be aware that the oscillation frequency will be slightly higher
than the frequency that is stamped on the can (typically 0.025-
0.05%).
As the entire operation of the phase-locked loop depends on
having a stable reference frequency, we recommend that the
crystal be mounted as closely as possible to the package. Avoid
routing digital signals or the ICS1562B outputs underneath or
near these traces. It is also desirable to ground the crystal can
to the ground plane, if possible.
If an external reference frequency source is to be used with the
ICS1562B. it is important that it be jitter-free. The rising and
falling edges of that signal should be fast and free of noise for
best results.
The loop phase is locked to the falling edges of the XTAL1
input signals if the REFPOL bit is set to logic 0.
Internal Feedback
The ICS1562B supports LOAD (N1) and N2 divider
chains to act as the feedback divider for the PLL.
The N1 and N2 divider chains allow a much larger modulus to
be achieved than the PLL’s own feedback divider. Additionally,
the output of the N2 counter is accessible off-chip for perform-
ing horizontal reset of the graphics system, where necessary.
This mode is set under register control (ALTLOOP bit). The
reference divider (R counter) will ordinarily be set to divide by
1 in this mode, and the reference input will be supplied to
the XTAL1 input. The output frequency of the synthesizer
will then be:
F(CLK) : = F (XTAL1) . N1 . N2.
By using the phase-detector hardware disable mode, the PLL
can be made to free-run at the beginning of the vertical interval
of the external video, and can be reactivated at its completion.
ICS1562B-001 The ICS1562B-001 supports phase detector
disable via a special control mode. When the
PDRSTEN (phase detector reset enable) bit is
set and the last address latched is 15 (0Fh), a
high level on AD3 will disable PLL locking.
ICS1562B-201 The ICS1562B-201 supports phase detector
disable via the BLANK pin. When the
PDRSTEN bit is set, a high level on the
BLANK input will disable PLL locking.
Pipeline Delay Reset Timing
STROBE
or
DATCLK
CLK+
LOAD
10
9
11
12
TCLK
Figure 4
ICS1562B
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS843256BGILFT | IC SYNTHESIZER W/BUFF 24-TSSOP |
| AD5726YRSZ-500RL7 | IC DAC 12BIT QUAD SERIAL 16SSOP |
| VI-262-MW-F4 | CONVERTER MOD DC/DC 15V 100W |
| VI-J4H-MZ-F2 | CONVERTER MOD DC/DC 52V 25W |
| VI-J4H-MZ-F1 | CONVERTER MOD DC/DC 52V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1562BM-001T | 功能描述:IC VIDEO CLK SYNTHESIZER 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS1562BM-201 | 功能描述:IC VIDEO CLK SYNTHESIZER 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS1562BM-201-4 | 功能描述:IC VIDEO CLK SYNTHESIZER 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS1562BM-201-4LF | 功能描述:IC VIDEO CLK SYNTHESIZER 16-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設(shè)備封裝:28-SOIC 包裝:管件 |
| ICS1562BM-201-4LFT | 功能描述:IC VIDEO CLK SYNTHESIZER 16-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設(shè)備封裝:28-SOIC 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。