- 您現(xiàn)在的位置：買賣IC網 > PDF目錄8970 > ICS1562BM-201LF (IDT, Integrated Device Technology Inc)IC VIDEO CLK SYNTHESIZER 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | ICS1562BM-201LF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 2/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC VIDEO CLK SYNTHESIZER 16-SOIC |
| 標準包裝： | 48 |
| 類型： | 時鐘/頻率合成器，時鐘發(fā)生器，扇出配送 |
| PLL： | 是 |
| 輸入： | CMOS，TTL，晶體 |
| 輸出： | CMOS，PECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:3 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 260MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-SOIC |
| 包裝： | 管件 |
| 其它名稱： | 1562BM-201LF |
REG#
BIT(S)
BIT REF.
DESCRIPTION
11
0-1
S[0]..S[1]
PLL post-scaler/test mode select bits
S[1] S[0]
DESCRIPTION
0
Post-scaler=1. F(CLK)=F(PLL). The output of the N1 divider
drives the LOAD output which, in turn, drives the N2 divider.
0
1
Post-scaler=2. F(CLK)=F(PLL)/2. The output of the N1 divider
drives the LOAD output which, in turn, drives the N2 divider.
1
0
Post-scaler=4. F(CLK)=F(PLL)/4. The output of the N1 divider
drives the LOAD output which, in turn, drives the N2 divider.
1
AUXEN CLOCK MODE. The AUXCLK bit drives the differential
outputs CLK+ and CLK- and the AUXN1 bit drives the LOAD
output which, in turn, drives the N2 divider.
11
2
AUX_CLK
When in the AUXEN clock mode, this bit controls the differential
outputs.
11
3
AUX_N1
When in the AUXEN clock mode, this bit controls the LOAD output
(and consequently the N2 output according to its programming).
When not in the AUXEN clock mode, this bit, if set to one, will over-
ride the N1 divider modulus and output the VCO frequency divided
by two [F(PLL)/2] at the LOAD output.
12
0
RESERVED
Must be set to zero.
12
1
JAMPLL
Tristates phase detector outputs; resets phase detector logic, and
resets R, A, M, and N2 counters.
12
2
DACRST
Set to zero for normal operation. When set to one, the CLK+output
is kept high and the CLK- output is kept low. (All other device func-
tions are unaffected.) When returned to zero, the CLK+ and CLK-
outputs will resume toggling on a rising edge of the LD output
(+/- 1 CLK period). To initiate a RAMDAC reset sequence,
simply write a one to this register bit followed by a zero.
12
3
SELXTAL
When set to logic 1, passes the reference frequency to the post-scaler.
15
0
ALTLOOP
Controls substitution of N1 and N2 dividers into feedback loop of PLL.
When this bit is a logic 1, the N1 and N2 dividers are used.
15
3
PDRSTEN
Phase-detector reset enable control bit. When this bit is set, the AD3
pin becomes a transparent reset input to the phase detector.
See "Internal Feedback Operation" section for more
details on the operation of this function.
ICS1562B
10
相關PDF資料 |
PDF描述 |
|---|---|
| VI-J0R-MZ-F4 | CONVERTER MOD DC/DC 7.5V 25W |
| JN2DS10SL1-R | CONN PLUG 10POS #22 CRIMP SOCKET |
| VE-J0P-MZ-F2 | CONVERTER MOD DC/DC 13.8V 25W |
| VI-B0R-MY-F4 | CONVERTER MOD DC/DC 7.5V 50W |
| AD5348BRUZ | IC DAC 12BIT OCTAL VOUT 38-TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1562BM-201LFT | 功能描述:IC VIDEO CLK SYNTHESIZER 16-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS1562BM-201T | 功能描述:IC VIDEO CLK SYNTHESIZER 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS1562BM-XXX | 制造商:ICS 制造商全稱:ICS 功能描述:User Programmable Differential Output Graphics Clock Generator |
| ICS1567 | 制造商:ICS 制造商全稱:ICS 功能描述:Differential Output Video Dot Clock Generator |
| ICS1567-742 | 制造商:ICS 制造商全稱:ICS 功能描述:Differential Output Video Dot Clock Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復。