ICS2510C 0010G—09/22/09 General Layout Precautions: An ICS2509C is used as an example. It is similar to the ICS2510C. The same rules and methods" />
參數(shù)資料
型號: ICS2510CG
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 6/7頁
文件大小: 0K
描述: IC CLOCK DVR PLL 3.3V 24-TSSOP
產(chǎn)品變化通告: Product Discontinuation 09/Dec/2011
標準包裝: 62
類型: 時鐘驅(qū)動器,扇出配送,擴展頻譜時鐘發(fā)生器
PLL: 帶旁路
輸入: 時鐘
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:10
差分 - 輸入:輸出: 無/無
頻率 - 最大: 175MHz
除法器/乘法器: 無/無
電源電壓: 2.97 V ~ 3.63 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 24-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 24-TSSOP
包裝: 管件
其它名稱: 2510CG
6
ICS2510C
0010G—09/22/09
General Layout Precautions:
An ICS2509C is used as an example. It is similar to the
ICS2510C. The same rules and methods apply.
1)
Use copper flooded ground on the top signal layer
under the clock buffer The area under U1 in figure 1
on the right is an example. Every ground pin goes to a
ground via. The vias are not visible in figure 1.
2)
Use power vias for power and ground. Vias 20 mil or
larger in diameter have lower high frequency
impedance. Vias for signals may be minimum drill
size.
3)
Make all power and ground traces are as wide as the
via pad for lower inductance.
4)
VAA for pin 23 has a low pass RC filter to decouple
the digital and analog supplies. C9-12 may be replaced
with a single low ESR (0.8 ohm or less) device with
the same total capacitance. R2 may be replaced with a
ferrite bead. The bead should have a DC resistance of
at least 0.5 ohms. 1 ohm is better. It should have an
impedance of at least 300 ohms at 100MHz. 600 ohms
at 100MHz is better.
5)
Notice that ground vias are never shared.
6)
All VCC pins have a decoupling capacitor. Power is
always routed from the plane connection via to the
capacitor pad to the VCC pin on the clock buffer.
7)
Component R1 is located at the clock source.
8)
Component C1, if used, has the effect of adding delay.
9)
Component C7 , if used, has the effect of subtracting
delay. Delaying the FBIn clock will cause the output
clocks to be earlier. A more effective method is to use
the propagation time of a trace between FBOut and
FBIn.
Component Values:
C1,C7= As necessary for delay
adjust
C[6:2]=.01uF
C8,C13=0.1uF
C[12:9]=4.7Uf
R1=10 ohm. Locate at driver
R2=10 ohm.
Figure 1.
相關(guān)PDF資料
PDF描述
MK1707SLFTR IC CLK GENERATOR LOW EMI 8-SOIC
MK1707SILFTR IC CLK GENERATOR LOW EMI 8-SOIC
ICS9112AM-17T IC BUFFER HI PERFORMANCE 16-SOIC
ICS9112AM-17LFT IC BUFFER HI PERFORMANCE 16-SOIC
VE-JW0-MZ-F3 CONVERTER MOD DC/DC 5V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS2510CGLF 功能描述:IC CLOCK DVR PLL 3.3V 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
ICS2510CGLFT 功能描述:IC CLOCK DVR PLL 3.3V 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
ICS2510CGT 功能描述:IC CLOCK DVR PLL 3.3V 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
ICS2510CG-T 制造商:ICS 制造商全稱:ICS 功能描述:3.3V Phase-Lock Loop Clock Driver
ICS2510CGT-CQ0 功能描述:IC CLOCK DVR PLL 3.3V 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)