- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2070 > ICS3771G-18LF (IDT, Integrated Device Technology Inc)IC CLK SOURCE DTV/STB 16-TSSOP PDF資料下載
參數(shù)資料
| 型號： | ICS3771G-18LF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK SOURCE DTV/STB 16-TSSOP |
| 標準包裝： | 96 |
| 類型： | 時鐘發(fā)生器 |
| PLL： | 是 |
| 輸入： | 時鐘 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:4 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 27MHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 其它名稱： | 3771G-18LF |
ICS3771-18
DTV, STB CLOCK SOURCE
SYNTHESIZERS
IDT / ICS DTV, STB CLOCK SOURCE
3
ICS3771-18
REV B 111307
Application Information
Series Termination Resistor
Clock output traces should use series termination. To
series terminate a 50
trace (a commonly used trace
impedance), place a 33
resistor in series with the
clock line, as close to the clock output pin as possible.
The nominal impedance of the clock output is 20
.
Decoupling Capacitors
As with any high-performance mixed-signal IC, the
ICS3771-18 must be isolated from system power
supply noise to perform optimally.
Decoupling capacitors of 0.01F must be connected
between each VDD and the PCB ground plane. To
further guard against interfering system supply noise,
the ICS3771-18 should use one common connection to
the PCB power plane as shown in the diagram on the
next page. The ferrite bead and bulk capacitor help
reduce lower frequency noise in the supply that can
lead to output clock phase modulation.
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) Each 0.01F decoupling capacitor should be
mounted on the component side of the board as close
to the VDD pin as possible. No vias should be used
between decoupling capacitor and VDD pin. The PCB
trace to VDD pin should be kept as short as possible, as
should the PCB trace to the ground via. Distance of the
ferrite bead and bulk decoupling from the device is less
critical.
2) The external crystal should be mounted next to the
device with short traces. The X1 and X2 traces should
not be routed next to each other with minimum spaces,
instead they should be separated and away from other
traces.
3) To minimize EMI and obtain the best signal integrity,
the 33
series termination resistor should be placed
close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other
signal layers (the ferrite bead and bulk decoupling
capacitor can be mounted on the back). Other signal
traces should be routed away from the ICS3771-18.
This includes signal traces just underneath the device,
or on layers adjacent to the ground plane layer used by
the device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS409MLFT | IC PC PERIPHERAL CLOCK 8-SOIC |
| ICS4231M-03LF | IC CLOCK GENERATOR LOW EMI 8SOIC |
| ICS501BMILF | IC PLL CLK MULTIPLIER 8SOIC |
| ICS502MILFT | IC PLL CLK MULTIPLIER 8-SOIC |
| ICS508MLF | IC PECL-CMOS CONVERTER 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS3771G-18LFT | 功能描述:IC CLK SOURCE DTV/STB 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| ICS3840BLF | 制造商:ICS 制造商全稱:ICS 功能描述:DDR SDRAM MUX |
| ICS3947AYIN | 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-9 LVCMOS FANOUT BUFFER |
| ICS40004A01L | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO LVCMOS/LVTTL FREQUENCY SYNTHESIZER |
| ICS40004A11L | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO LVCMOS/LVTTL FREQUENCY SYNTHESIZER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。