- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360752 > ICS650R-27IT Networking Clock Source PDF資料下載
參數(shù)資料
| 型號： | ICS650R-27IT |
| 英文描述： | Networking Clock Source |
| 中文描述： | 網(wǎng)絡(luò)時鐘源 |
| 文件頁數(shù)： | 2/6頁 |
| 文件大?。?/td> | 99K |
| 代理商： | ICS650R-27IT |
Networking Clock Source
MDS 650-27 D
2
Revision 070505
Integrated Circuit Systems, Inc.
●
525 Race Street, San Jose, CA 95126
●
tel (408) 297-1201
●
www.icst.com
ICS650-27
Pin Assignment
Pin Descriptions
13
4
12
5
11
ASC1
8
9
10
VDD
CLKC2
CLKA2
CCS
CLKB2
DC
17
16
CLKB1
3
X1/ICLK
VDD
CLKA1
18
REFOUT
1
ASC0
X2
BCS0
20
BCS1
19
14
2
7
GND
CLKC1
OE
GND
15
6
20-pin (150 mil) SSOP
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
2
ACS0
X2
Input
Input
A clock select 0. Selects outputs on CLKA1 and CLKA2 per table on page 3.
Crystal connection. Connect to a fundamental crystal or leave unconnected for a clock
input.
3
4
5
X1/ICLK
VDD
ACS1
Input
Power
Input
Crystal connection. Connect to a fundamental crystal or clock input.
Connect to +3.3 V or 5 V. Must be the same as pin 16.
A clock select 1. Selects outputs on CLKA1 and CLKA2 per table on page 3. Internal
pull-up.
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
GND
CLKC1
CLKC2
CLKB2
CLKB1
CCS
DC
CLKA2
GND
OE
VDD
CLKA1
REFOUT
BCS0
BCS1
Power
Output
Output
Output
Output
Input
-
Output
Power
Input
Power
Output
Output
Input
Input
Connect to ground.
Output Clock C1. Depends on setting of CCS per table on page 3.
Output Clock C2. Depends on setting of CCS per table on page 3. Same as CLKC1.
Output Clock B2. Depends on setting of BCS1, 0 per table on page 3.
Output Clock B1. Depends on setting of BCS1, 0 per table on page 3.
Clock C select pin. Selects outputs on CLKC1 and CLKC2 per table on page 3.
Don’t connect. Do not connect anything to this pin.
Output Clock A2. Depends on setting of ACS1, 0 per table on page 3.
Connect to ground.
Output enable. Tri-states all outputs when low. Internal pull-up.
Connect to +3.3 V or 5 V. Must be the same as pin 4.
Output Clock A1. Depends on setting of ACS1, 0 per table on page 3.
Buffered reference clock output. Same frequency as crystal or clock input.
B clock select 0. Selects outputs on CLKB1 and CLKB2 per table on page 3.
B clock select 1. Selects outputs on CLKB1 and CLKB2 per table on page 3. Internal
pull-up.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS650-36 | Networking & PCI Clock Source |
| ICS650G-36 | Networking & PCI Clock Source |
| ICS650G-36LF | Networking & PCI Clock Source |
| ICS650G-36LFT | Networking & PCI Clock Source |
| ICS650G-36T | Networking & PCI Clock Source |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS651 | 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW 1 TO 4 CLOCK BUFFER |
| ICS65-1 | 制造商:Thomas & Betts 功能描述:INSULATED SERV.ENTR.SLEEVE 制造商:Thomas & Betts 功能描述:Cable Accessories Compression Splice Aluminum |
| ICS651-03 | 制造商:ICS 制造商全稱:ICS 功能描述:VOIP Clock Source |
| ICS651B | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:LOW SKEW 1 TO 4 CLOCK BUFFER |
| ICS651BMLF | 功能描述:IC CLK BUFFER 1:4 200MHZ 8-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器，驅(qū)動器 系列:ClockBlocks™ 標準包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。