IDT / ICS VCXO-TO-LVCMOS/LVTTL OUTPUT
8
ICS810525AGI REV. B FEBRUARY 24, 2009
ICS810525I
VCXO-TO-LVCMOS/LVTTL OUTPUT
VCXO-PLL EXTERNAL COMPONENTS
Choosing the correct external components and having a proper
printed circuit board (PCB) layout is a key task for quality
operation of the VCXO-PLL. In choosing a crystal, special
precaution must be taken with the package and load
capacitance (C
L
). In addition, frequency, accuracy and
temperature range must also be considered. Since the pulling
range of a cr ystal also va r ies with the package, it is
recommended that a metal-canned package like HC49 be used.
Generally, a metal-canned package has a larger pulling range
than a surface mounted device (SMD). For crystal selection
information, refer to the
VCXO Crystal Selection Application
Note.
The crystal’s load capacitance C
L
characteristic determines its
resonating frequency and is closely related to the VCXO tuning
range. The total external capacitance seen by the crystal when
installed on a board is the sum of the stray board capacitance,
IC package lead capacitance, internal varactor capacitance and
any installed tuning capacitors (C
TUNE
).
If the crystal’s C
L
is greater than the total external capacitance,
the VCXO will oscillate at a higher frequency than the crystal
specification. If the crystal’s C
L
is lower than the total external
capacitance, the VCXO will oscillate at a lower frequency than
VCXO-PLL APPROXIMATE LOOP BANDWIDTH SELECTION TABLE
h
t
d
i
w
d
n
a
B)
z
H
M
(
y
c
n
e
u
q
e
r
F
l
a
t
s
y
r
CR
S
k
(
Ω
Ω)C
S
)
F
(C
P
)
F
p
(
)
w
o
L
(
z
H
5
2
1z
H
M
5
21
0
10
0
1
)
d
i
M
(
z
H
k
5
.
1z
H
M
5
22
11
.
00
0
1
)
h
g
i
H
(
z
H
k
3z
H
M
5
25
21
.
00
0
1
CRYSTAL CHARACTERISTICS
VCXO CHARACTERISTICS TABLE
l
o
b
m
y
Sr
e
t
e
m
a
r
a
Pm
u
m
i
n
i
Ml
a
c
i
p
y
Tm
u
m
i
x
a
Ms
t
i
n
U
n
o
i
t
a
r
e
p
O
f
o
e
d
o
Ml
a
t
n
e
m
a
d
n
u
F
f
N
y
c
n
e
u
q
e
r
F5
2z
H
M
f
T
e
c
n
a
r
e
l
o
T
y
c
n
e
u
q
e
r
F0
2
±m(xù)
p
f
S
y
t
il
i
b
a
t
S
y
c
n
e
u
q
e
r
F0
2
±m(xù)
p
e
g
n
a
R
e
r
u
t
a
r
e
p
m
e
T
g
n
i
t
a
r
e
p
O0
4
-5
8C
°
C
L
e
c
n
a
t
i
c
a
p
a
C
d
a
o
L0
1F
p
C
O
e
c
n
a
t
i
c
a
p
a
C
t
n
u
h
S4
F
p
C
O/C1
o
i
t
a
R
y
t
il
i
b
a
ll
u
P0
2
20
4
2
R
S
Ee
c
n
a
t
s
i
s
e
R
s
e
i
r
e
S
t
n
e
l
a
v
i
u
q
E0
4
Ω
l
e
v
e
L
e
v
i
r
D1
W
m
C
°
5
2
@
g
n
i
g
Ar
a
e
y
r
e
p
3
±m(xù)
p
l
o
b
m
y
Sr
e
t
e
m
a
r
a
Pl
a
c
i
p
y
Tt
i
n
U
k
O
X
C
V
n
i
a
G
O
X
C
V5
1V
/
z
H
k
C
W
O
L
_
V
e
c
n
a
t
i
c
a
p
a
C
r
o
t
c
a
r
a
V
w
o
L8
.
9F
p
C
H
G
I
H
_
V
e
c
n
a
t
i
c
a
p
a
C
r
o
t
c
a
r
a
V
h
g
i
H7
.
2
2F
p
the crystal specification. In either case, the absolute tuning
range is reduced. The correct value of C
L
is dependent on the
characteristics of the VCXO. The recommended C
L
in the Crystal
Parameter Table balances the tuning range by centering the
tuning curve.
The
VCXO-PLL Loop Bandwidth Selection Table shows R
S
, C
S
and C
P
values for recommended high, mid and low loop
bandwidth configurations. The device has been characterized
using these parameters. For other configurations, refer to the
Loop Filter Component Selection for VCXO Based PLLs
Application Note.
The crystal and external loop
filter components should be
kept as close as possible to the
device. Loop filter and crystal
traces should be kept short and
separated from each other.
Other signal traces should be
kept separate and not r un
underneath the device, loop
filter or crystal components.
LF0
LF1
XTAL_IN
XTAL_OUT
RS
C
S
C
P
C
TUNE
C
TUNE
25MHz