參數(shù)資料
型號(hào)： ICS83023AMILFT
英文描述： DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER
中文描述： 差分至的LVCMOS翻譯/緩沖區(qū)
文件頁(yè)數(shù)： 5/12頁(yè)
文件大小： 159K
代理商： ICS83023AMILFT
83023AMI
www.icst.com/products/hiperclocks.html
REV. B JANUARY 18, 2006
5
Integrated
Circuit
Systems, Inc.
ICS83023I
D
UAL
, 1-
TO
-1
D
IFFERENTIAL
-
TO
-LVCMOS T
RANSLATOR
/B
UFFER
A
DDITIVE
P
HASE
J
ITTER
Additive Phase Jitter
@ 100MHz
(12kHz to 20MHz)
= 0.14ps typical
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
1k
10k
100k
O
FFSET
F
ROM
C
ARRIER
F
REQUENCY
(H
Z
)
1M
10M
100M
The spectral purity in a band at a specific offset from the
fundamental compared to the power of the fundamental is
called the
dBc Phase Noise.
This value is normally expressed
using a Phase noise plot and is most often the specified plot
in many applications. Phase noise is defined as the ratio of
the noise power present in a 1Hz band at a specified offset
from the fundamental frequency to the power value of the
fundamental. This ratio is expressed in decibels (dBm) or a
As with most timing specifications, phase noise measure-
ments have issues. The primary issue relates to the limita-
tions of the equipment. Often the noise floor of the equipment
is higher than the noise floor of the device. This is illustrated
ratio of the power in the 1Hz band to the power in the funda-
mental. When the required offset is specified, the phase noise
is called a
dBc
value, which simply means dBm at a specified
offset from the fundamental. By investigating jitter in the fre-
quency domain, we get a better understanding of its effects
on the desired application over the entire time record of the
signal. It is mathematically possible to calculate an expected
bit error rate given a phase noise plot.
above. The device meets the noise floor of what is shown, but
can actually be lower. The phase noise is dependant on the
input source and measurement equipment.
S
H
O
Z
相關(guān)PDF資料
PDF描述
ICS83023AMIT DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER
ICS830-23I DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER
ICS83023AMI DUAL, 1-TO-1 DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER
ICS91305YMLFT High Performance Communication Buffer
ICS85408 LOW SKEW, 1-TO-8 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS83023AMIT 制造商:ICS 制造商全稱:ICS 功能描述:DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER
ICS83023I 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:DUAL, 1-TO-1 DIFFERENTIAL-TOLVCMOS TRANSLATOR/BUFFER
ICS830-23I 制造商:ICS 制造商全稱:ICS 功能描述:DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER
ICS83026AMI 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
ICS83026AMILF 功能描述:IC CLK BUFFER 1:2 350MHZ 8-SOIC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:HiPerClockS™ 產(chǎn)品培訓(xùn)模塊:High Bandwidth Product Overview 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:4 差分 - 輸入:輸出:是/是 輸入:CML，LVDS，LVPECL 輸出:CML 頻率 - 最大:2.5GHz 電源電壓:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*