- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69002 > ICS83115BRLF (INTEGRATED DEVICE TECHNOLOGY INC) 83115 SERIES, LOW SKEW CLOCK DRIVER, 16 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS83115BRLF |
| 廠(chǎng)商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類(lèi)： | 時(shí)鐘及定時(shí) |
| 英文描述： | 83115 SERIES, LOW SKEW CLOCK DRIVER, 16 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封裝： | 9.90 X 3.90 MM, 1.70 MM HEIGHT, ROHS COMPLIANT, MO-137, SSOP-28 |
| 文件頁(yè)數(shù)： | 7/11頁(yè) |
| 文件大?。?/td> | 321K |
| 代理商： | ICS83115BRLF |
ICS83115
LOW SKEW, 1-TO-16
LVCMOS / LVTTL FANOUT BUFFER
83115BR
www.icst.com/products/hiperclocks.html
REV. B MARCH 3, 2006
5
Integrated
Circuit
Systems, Inc.
ADDITIVE PHASE JITTER
Additive Phase Jitter, RMS
@ 155.52MHz (12kHz to 20MHz)
= 0.09ps typical
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
1k
10k
100k
1M
10M
100M
The spectral purity in a band at a specific offset from the funda-
mental compared to the power of the fundamental is called the
dBc Phase Noise. This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise
power present in a 1Hz band at a specified offset from the fun-
damental frequency to the power value of the fundamental. This
ratio is expressed in decibels (dBm) or a ratio of the power in
As with most timing specifications, phase noise measurements
have issues. The primary issue relates to the limitations of the
equipment. Often the noise floor of the equipment is higher than
the noise floor of the device. This is illustrated above. The de-
the 1Hz band to the power in the fundamental. When the re-
quired offset is specified, the phase noise is called a dBc value,
which simply means dBm at a specified offset from the funda-
mental. By investigating jitter in the frequency domain, we get a
better understanding of its effects on the desired application over
the entire time record of the signal. It is mathematically possible
to calculate an expected bit error rate given a phase noise plot.
vice meets the noise floor of what is shown, but can actually be
lower. The phase noise is dependant on the input source and
measurement equipment.
OFFSET FROM CARRIER FREQUENCY (HZ)
SSB
P
HASE
N
OISE
dBc/H
Z
ICS83115
LOW SKEW, 1-TO-16 LVCMOS / LVTTL FANOUT BUFFER
TSD
IDT / ICS LOW SKEW, 1-TO-16 LVCMOS / LVTTL FANOUT BUFFER
ICS83115
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS8432CY-111 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| ICS8432CY-111LF | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| ICS85354AK-01LF | 85354 SERIES, 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, QCC16 |
| ICS85354AK-01 | 85354 SERIES, 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, QCC16 |
| ICS85354AK-01T | 85354 SERIES, 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, QCC16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS83115BRLFT | 功能描述:IC CLK BUFF 1:16 200MHZ 28-SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| ICS83115BRT | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:LOW SKEW, 1-TO-16 LVCMOS / LVTTL FANOUT BUFFER |
| ICS8312 | 制造商:ICSI 制造商全稱(chēng):Integrated Circuit Solution Inc 功能描述:LOW SKEW, 1-TO-12 LVCMOS / LVTTL FANOUT BUFFER |
| ICS8312AY | 制造商:Integrated Device Technology Inc 功能描述: |
| ICS8312AYI | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:LOW SKEW, 1-TO-12 LVCMOS / LVTTL FANOUT BUFFER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。