- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67686 > ICS8344AYI-01 LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS8344AYI-01 |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-48 |
| 文件頁(yè)數(shù)： | 1/12頁(yè) |
| 文件大?。?/td> | 159K |
| 代理商： | ICS8344AYI-01 |
8344AYI-01
www.icst.com/products/hiperclocks.html
REV. B AUGUST 30, 2004
1
Integrated
Circuit
Systems, Inc.
ICS8344I-01
LOW SKEW, 1-TO-24
DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
PRELIMINARY
GENERAL DESCRIPTION
The ICS8344I-01 is a low voltage, low skew
fanout buffer and a member of the HiPerClockS
family of High Performance Clock Solutions from
ICS. The ICS8344I-01 has two selectable clock
inputs. The CLKx, nCLKx pairs can accept most
standard differential input levels. The ICS8344I-01 is designed
to translate any differential signal level to LVCMOS/LVTTL
levels. The low impedance LVCMOS/LVTTL outputs are de-
signed to drive 50
series or parallel terminated transmis-
sion lines. The effective fanout can be increased to 48 by
utilizing the ability of the outputs to drive two series termi-
nated lines. Redundant clock applications can make use of
the dual clock inputs, which also facilitate board level testing.
The clock enable is internally synchronized to eliminate runt
pulses on the outputs during asynchronous asser tion/
deassertion of the clock enable pin. The outputs are driven
low when disabled. The ICS8344I-01 is characterized at full
3.3V, full 2.5V and mixed 3.3V input and 2.5V output operat-
ing supply modes.
Guaranteed output and part-to-part skew characteristics make
the ICS8344I-01 ideal for those clock distribution applications
demanding well defined performance and repeatability.
FEATURES
24 LVCMOS/LVTTL outputs, 7 typical output impedance
2 selectable CLKx, nCLKx inputs
CLK0, nCLK0 and CLK1, nCLK1 pairs can accept the
following input levels: LVDS, LVPECL, LVHSTL, SSTL,
HCSL
Maximum output frequency: 200MHz
Translates any single ended input signal to LVCMOS/LVTTL
with resistor bias on nCLK input
Synchronous clock enable
Output skew: 250ps (maximum)
Part-to-part skew: 1ns (maximum)
Bank skew: 125ps (maximum)
Propagation delay: 5.25ns (maximum)
Full 3.3V or 2.5V, and 3.3V Core/2.5V output operating
supply modes
Lead-Free package available
-40°C to 85°C Industrial ambient operating temperature
BLOCK DIAGRAM
PIN ASSIGNMENT
HiPerClockS
ICS
48 47 46 45 44 43 42 41 40 39 38 37
13 14 15 16 17 18 19 20 21 22 23 24
1
2
3
4
5
6
7
8
9
10
11
12
36
35
34
33
32
31
30
29
28
27
26
25
Q16
Q17
VDDO
GND
Q18
Q19
Q20
Q21
VDDO
GND
Q22
Q23
Q7
Q6
VDDO
GND
Q5
Q4
Q3
Q2
VDDO
GND
Q1
Q0
nc
OE
CLK_EN
CLK0
nCLK0
V
DD
GND
CLK1
nCLK1
V
DD
GND
CLK_SEL
Q8
Q9
V
DDO
GND
Q10
Q11
Q12
Q13
V
DDO
GND
Q14
Q1
5
48-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View
ICS8344I-01
Q0:Q7
Q8:Q15
Q16:Q23
CLK_SEL
CLK0
nCLK0
CLK1
nCLK1
CLK_EN
OE
LE
Q
nD
0
1
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS8344BY-01LF | LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| ICS8344BY-01LF | LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| ICS8344BY-01T | LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| ICS8344BY-01 | LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| ICS8344BYILF | LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS8344AYI-01LF | 功能描述:IC CLOCK BUFFER MUX 2:24 48-LQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| ICS8344AYI-01LFT | 功能描述:IC CLOCK BUFFER MUX 2:24 48-LQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| ICS8344AYI-01T | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:LOW SKEW, 1-TO-24 DIFFERENTIAL -TO-LVCMOS/LVTTL FANOUT BUFFER |
| ICS8344BY | 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER |
| ICS8344BY-01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Buffer/Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。