- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67689 > ICS843023AGLFT (INTEGRATED DEVICE TECHNOLOGY INC) 320 MHz, OTHER CLOCK GENERATOR, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | ICS843023AGLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 320 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| 封裝： | 4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8 |
| 文件頁數(shù)： | 11/14頁 |
| 文件大?。?/td> | 263K |
| 代理商： | ICS843023AGLFT |
IDT / ICS 3.3V LVPECL CLOCK GENERATOR
6
ICS843023AG REV. A FEBRUARY 14, 2008
ICS843023
FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR
APPLICATION INFORMATION
FIGURE 1. CRYSTAL INPUt INTERFACE
CRYSTAL INPUT INTERFACE
The ICS843023 has been characterized with 18pF parallel
resonant crystals. The capacitor values, C1 and C2, shown in
Figure 1 below were determined using a 25MHz, 18pF parallel
resonant crystal and were chosen to minimize the ppm error.
The optimum C1 and C2 values can be slightly adjusted for
different board layouts.
C1
33p
X1
18pF Parallel Crystal
C2
27p
XTAL_OUT
XTAL_IN
LVCMOS TO XTAL INTERFACE
The XTAL_IN input can accept a single-ended LVCMOS signal
through an AC coupling capacitor. A general interface diagram is
shown in
Figure 2 The XTAL_OUT pin can be left floating. The
input edge rate can be as slow as 10ns. For LVCMOS inputs, it is
recommended that the amplitude be reduced from full swing to
half swing in order to prevent signal interference with the power
rail and to reduce noise. This configuration requires that the output
FIGURE 2. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE
impedance of the driver (Ro) plus the series resistance (Rs) equals
the transmission line impedance. In addition, matched termination
at the crystal input will attenuate the signal in half. This can be
done in one of two ways. First, R1 and R2 in parallel should equal
the transmission line impedance. For most 50
Ω applications, R1
and R2 can be 100
Ω. This can also be accomplished by removing
R1 and making R2 50
Ω.
R2
Zo = 50
VDD
Ro
Zo = Ro + Rs
R1
VDD
XTAL_IN
XTAL_OUT
.1uf
Rs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS843023AGLF | 320 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS843031AG-01LFT | 340 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS843031AG-01LF | 340 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS843031AG-01 | 340 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS843031AGI-01LF | 340 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS843023AGT | 制造商:ICS 制造商全稱:ICS 功能描述:3.3V, 250MHZ LVPECL CLOCK GENERATOR |
| ICS843023I | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS-TM CRYSTAL-TO-3.3V, 2.5V LVPECL CLOCK GENERATOR |
| ICS8430252-45 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS8430252CG-45 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS8430252CG-45LF | 功能描述:IC FREQ SYTHTHESIZER 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。