- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67691 > ICS8432DYI-101T (INTEGRATED DEVICE TECHNOLOGY INC) 8432 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS8432DYI-101T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 8432 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBA, LQFP-32 |
| 文件頁數(shù)： | 1/20頁 |
| 文件大?。?/td> | 412K |
| 代理商： | ICS8432DYI-101T |
700MHZ, DIFFERENTIAL-TO-3.3V LVPECL
FREQUENCY SYNTHESIZER
ICS8432I-101
IDT / ICS 700MHZ, 3.3V LVPECL FREQUENCY SYNTHESIZER
1
ICS8432DYI-101 REV. C APRIL 10, 2007
GENERAL DESCRIPTION
The ICS8432I-101 is a general purpose, dual out-
put Differential-to-3.3V LVPECL high frequency
synthesizer and a member of the HiPerClockS
family of High Performance Clock Solutions from
IDT. The ICS8432I-101 has a selectable
TEST_CLK or CLK, nCLK inputs. The TEST_CLK input accepts
LVCMOS or LVTTL input levels and translates them to 3.3V
LVPECL levels. The CLK, nCLK pair can accept most standard
differential input levels. The VCO operates at a frequency
range of 250MHz to 700MHz. The VCO frequency is pro-
grammed in steps equal to the value of the input differential
or single ended reference frequency. The VCO and output
frequency can be programmed using the serial or parallel
interfaces to the configuration logic. The low phase noise
characteristics of the ICS8432I-101 makes it an ideal clock
source for Gigabit Ethernet and SONET applications.
BLOCK DIAGRAM
PIN ASSIGNMENT
FEATURES
Dual differential 3.3V LVPECL outputs
Selectable CLK, nCLK or LVCMOS/LVTTL TEST_CLK
TEST_CLK can accept the following input levels:
LVCMOS or LVTTL
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
CLK, nCLK or TEST_CLK maximum input frequency: 40MHz
Output frequency range: 25MHz to 700MHz
VCO range: 250MHz to 700MHz
Accepts any single-ended input signal on CLK input with
resistor bias on nCLK input
Parallel interface for programming counter and output
dividers
RMS period jitter: 5ps (maximum)
Cycle-to-cycle jitter: 25ps (maximum)
3.3V supply voltage
-40°C to 85°C ambient operating temperature
Available in both standard (RoHS 5) and lead-free (RoHS 6)
packages
32 31 30 29 28 27 26 25
9 10 11 12 13 14 15 16
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
CLK
TEST_CLK
CLK_SEL
VCCA
S_LOAD
S_DATA
S_CLOCK
MR
M5
M6
M7
M8
N0
N1
nc
VEE
V
EE
nFOUT0
FOUT0
V
CCO
nFOUT1
FOUT1
V
CC
TEST
nCLK
nP_LO
A
D
VCO_SEL
M0
M1
M2
M3
M4
32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View
ICS8432I-101
VCO_SEL
CLK_SEL
TEST_CLK
CLK
S_LOAD
S_DATA
S_CLOCK
nP_LOAD
M0:M8
N0:N1
VCO
PLL
FOUT0
nFOUT0
FOUT1
nFOUT1
TEST
CONFIGURATION
INTERFACE
LOGIC
÷ M
0
1
0
1
PHASE DETECTOR
÷1
÷2
÷4
÷8
MR
nCLK
HiPerClockS
ICS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS84330AM-01 | 700 MHz, OTHER CLOCK GENERATOR, PDSO28 |
| ICS84330AM-01LF | 700 MHz, OTHER CLOCK GENERATOR, PDSO28 |
| ICS84330AVLF | 700 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| ICS84330AY-03 | 700 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| ICS84330BV | 700 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS8432I-101 | 制造商:ICS 制造商全稱:ICS 功能描述:700MHZ, DIFFERENTIAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS8432I-51 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:700MHZ, CYRSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER |
| ICS84330 | 制造商:ICS 制造商全稱:ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER |
| ICS84330-01 | 制造商:ICS 制造商全稱:ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER |
| ICS84330-02 | 制造商:ICS 制造商全稱:ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。