參數資料
型號: ICS8752CYT
英文描述: LOW SKEW, 1-TO-8 LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER
中文描述: 低偏移,1至8的LVCMOS時鐘倍頻/零延遲緩沖器
文件頁數: 1/15頁
文件大?。?/td> 139K
代理商: ICS8752CYT
8752CY
www.icst.com/products/hiperclocks.html
REV. A AUGUST 19, 2002
ICS8752
L
OW
S
KEW
, 1-
TO
-8
LVCMOS C
LOCK
M
ULTIPLIER
/Z
ERO
D
ELAY
B
UFFER
B
LOCK
D
IAGRAM
P
IN
A
SSIGNMENT
32 31 30 29 28 27 26 25
9 10 11 12 13 14 15 16
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
GND
QB1
QB0
V
DDO
V
DDO
QA3
QA2
GND
DIV_SELB0
DIV_SELB1
DIV_SELA0
DIV_SELA1
MR/nOE
CLK0
GND
FB_IN
V
D
Q
Q
G
C
V
D
V
D
C
V
D
Q
Q
G
G
n
P
V
D
ICS8752
32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y package
Top View
÷2
÷4
÷6
÷8
÷12
PLL
PHASE
DETECTOR
PLL_SEL
FB_IN
CLK0
CLK1
CLK_SEL
DIV_SELA1
DIV_SELA0
DIV_SELB1
DIV_SELB0
MR/nOE
QA0
QA1
QA2
QA3
QB0
QB1
QB2
QB3
0
1
1
0
00
01
10
11
00
01
10
11
VCO
G
ENERAL
D
ESCRIPTION
The ICS8752 is a low voltage, low skew
LVCMOS clock generator and a member of
the
HiPerClockS family of High Performance
Clock Solutions from ICS. With output fre-
quencies up to 240MHz, the ICS8752 is targeted
for high performance clock applications. Along with a fully in-
tegrated PLL, the ICS8752 contains frequency configurable
outputs and an external feedback input for regenerating clocks
with “zero delay”.
Dual clock inputs, CLK0 and CLK1, support redundant clock
applications. The CLK_SEL input determines which reference
clock is used. The output divider values of Bank A and B are
controlled by the DIV_SELA0:1, and DIV_SELB0:1, respectively.
For test and system debug purposes, the PLL_SEL input
allows the PLL to be bypassed. When HIGH, the MR/nOE
input resets the internal dividers and forces the outputs to
the high impedance state.
The low impedance LVCMOS outputs of the ICS8752 are
designed to drive terminated transmission lines. The effec-
tive fanout of each output can be doubled by utilizing the
ability of each output to drive two series terminated trans-
mission lines.
F
EATURES
Fully integrated PLL
8 LVCMOS outputs, 7
typical output impedance
Selectable LVCMOS CLK0 or CLK1 inputs for
redundant clock applications
Input/Output frequency range: 18.33MHz to 240MHz
at V
CC
= 3.3V ± 5%
VCO range: 220MHz to 480MHz
External feedback for “zero delay” clock regeneration
Cycle-to-cycle jitter: 75ps (maximum),
(all outputs are the same frequency)
Output skew: 100ps (maximum)
Bank skew: 55ps (maximum)
3.3V or 2.5V supply voltage
0°C to 70°C ambient operating temperature
Industrial temperature information available upon request
Functionally compatible with MPC952 in some applications
HiPerClockS
相關PDF資料
PDF描述
ICS8761CYLF LOW VOLTAGE, LOW SKEW, PCI / PCI-X CLOCK GENERATOR
ICS8761CYLN LOW VOLTAGE, LOW SKEW, PCI / PCI-X CLOCK GENERATOR
ICS8761 LOW VOLTAGE, LOW SKEW, PCI / PCI-X CLOCK GENERATOR
ICS8761CY LOW VOLTAGE, LOW SKEW, PCI / PCI-X CLOCK GENERATOR
ICS8761CYT LOW VOLTAGE, LOW SKEW, PCI / PCI-X CLOCK GENERATOR
相關代理商/技術參數
參數描述
ICS87604AGILF 功能描述:IC CLK MULT/ZD BUFFER 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:HiPerClockS™ 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS87604AGILFT 功能描述:IC CLK GEN PCI/PCI-X 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:HiPerClockS™ 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS87608AYI 制造商:Integrated Device Technology Inc 功能描述: 制造商:INT_CIR_SYS 功能描述:
ICS87608AYILF 功能描述:IC CLK GEN ZD PCI/PCI-X 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
ICS87608AYILFT 功能描述:IC CLK GEN PCI/PCI-X 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT