LOW SKEW<" />
參數(shù)資料
型號: ICS87972DYILFT
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 2/17頁
文件大小: 0K
描述: IC CLK MULT/ZD BUFFER 52-LQFP
標準包裝: 500
系列: HiPerClockS™
類型: 時鐘倍頻器,零延遲緩沖器
PLL: 帶旁路
輸入: LVCMOS,LVTTL,晶體
輸出: LVCMOS,LVTTL
電路數(shù): 1
比率 - 輸入:輸出: 3:12
差分 - 輸入:輸出: 無/無
頻率 - 最大: 125MHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 52-LQFP
供應商設備封裝: 52-TQFP(10x10)
包裝: 帶卷 (TR)
其它名稱: 87972DYILFT
87972DYI
www.idt.com
REV. E JUNE 25, 2010
10
ICS87972I
LOW SKEW, 1-TO-12
LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
FRZ
Latched
FRZ
C
lo
cke
d
Qx FREEZE Internal
Qx Internal
Qx Out
FRZ_CLK
FRZ_DATA
Star
t
Bit
QA0
QA1
QA2
QA3
QB0
QB1
QB2
QB3
QC1
QC2
QC3 QSYNC
APPLICATION INFORMATION
FIGURE 2A.
FREEZE DATA INPUT PROTOCOL
USING THE OUTPUT FREEZE CIRCUITRY
OVERVIEW
To enable low power states within a system, each output of
ICS87972I (Except QC0 and QFB) can be individually frozen
(stopped in the logic “0” state) using a simple serial interface
to a 12 bit shift register. A serial interface was chosen to elimi-
nate the need for each output to have its own Output Enable
pin, which would dramatically increase pin count and package
cost. Common sources in a system that can be used to drive
the ICS87972I serial interface are FPGA’s and ASICs.
PROTOCOL
The Serial interface consists of two pins, FRZ_Data (Freeze
Data) and FRZ_CLK (Freeze Clock). Each of the outputs which
can be frozen has its own freeze enable bit in the 12 bit shift
register. The sequence is started by supplying a logic “0” start
bit followed by 12NRZ freeze enable bits. The period of each
FRZ_DATA bit equals the period of the FRZ_CLK signal. The
FRZ_DATA serial transmission should be timed so the ICS87972I
can sample each FRZ_DATA bit with the rising edge of the
FRZ_CLK signal. To place an output in the freeze state, a logic
“0” must be written to the respective freeze enable bit in the shift
register. To unfreeze an output, a logic “1” must be written to the
respective freeze enable bit. Outputs will not become enabled/
disabled until all 12 data bits are shifted into the shift register.
When all 12 data bits are shifted in the register, the next rising
edge of FRZ_CLK will enable or disable the outputs. If the bit
that is following the 12th bit in the register is a logic “0”, it is used
for the start bit of the next cycle; otherwise, the device will wait
and won’t start the next cycle until it sees a logic “0” bit. Freez-
ing and unfreezing of the output clock is synchronous (see the
timing diagram below). When going into a frozen state, the out-
put clock will go LOW at the time it would normally go LOW, and
the freeze logic will keep the output low until unfrozen. Likewise,
when coming out of the frozen state, the output will go HIGH
only when it would normally go HIGH. This logic, therefore, pre-
vents runt pulses when going into and out of the frozen state.
FIGURE 2B.
OUTPUT DISABLE TIMING
相關PDF資料
PDF描述
IDT23S08E-1HPGG IC CLK MULT ZD HI DRIVE 16-TSSOP
VI-J7Y-MZ-F2 CONVERTER MOD DC/DC 3.3V 16.5W
VI-J7X-MZ-F1 CONVERTER MOD DC/DC 5.2V 25W
VE-20W-MY-F3 CONVERTER MOD DC/DC 5.5V 50W
LTC2601CDD#PBF IC DAC 16BIT SGL R-R VOUT 10DFN
相關代理商/技術參數(shù)
參數(shù)描述
ICS87973DYI-147LF 功能描述:IC CLK MULT/ZD BUFFER 52TQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS87973DYI-147LFT 功能描述:IC CLK MULT/ZD BUFFER 52TQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS87973DYILF 功能描述:IC CLK MULT/ZD BUFFER 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
ICS87973DYILFT 功能描述:IC CLK MULT/ZD BUFFER 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS87974CYILF 功能描述:IC CLK GEN LVCMOS/LVTTL 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT