- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360778 > ICS9148BF-04 Frequency Generator & Integrated Buffers for PENTIUM/ProTM PDF資料下載
參數(shù)資料
| 型號： | ICS9148BF-04 |
| 英文描述： | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| 中文描述： | 頻率發(fā)生器 |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 691K |
| 代理商： | ICS9148BF-04 |
9
ICS9148-02
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the
ICS9148-02
. It is used to turn off the PCICLK (0:5) clocks for low power
operation. PCI_STOP# is synchronized by the
ICS9148-02
internally. The minimum that the PCICLK (0:5) clocks are enabled
(PCI_STOP# high pulse) is at least 10 PCICLK (0:5) clocks. PCICLK (0:5) clocks are stopped in a low state and started with
a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one
PCICLK clock.
CPU_STOP# Timing Diagram
CPUSTOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation.
CPU_STOP# is synchronized by the
ICS9148-02
. The minimum that the CPUCLK is enabled (CPU_STOP# high pulse) is
100 CPUCLKs. All other clocks will continue to run while the CPUCLKs are disabled. The CPUCLKs will always be stopped
in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPUCLK on latency is less than
4 CPUCLKs and CPUCLK off latency is less than 4 CPUCLKs.
(Drawing shown on next page.)
Notes:
1. All timing is referenced to the internal CPUCLK.
2. CPU_STOP# is an asynchronous input and metastable conditions may exist.
This signal is synchronized to the CPUCLKs inside the
ICS9148-02
.
3. All other clocks continue to run undisturbed.
4. PD# and PCI_STOP# are shown in a high (true) state.
相關PDF資料 |
PDF描述 |
|---|---|
| ICS9148yF-36 | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148yF-46 | Pentium/ProTM System Clock Chip |
| ICS9148yF-60 | Pentium/ProTM System Clock Chip |
| ICS9148-26 | High-Performance Impact-X<TM> PAL(R) Circuits 24-PDIP 0 to 75 |
| ICS9148-32 | Pentium/ProTM System Clock Chip |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9148B-F14 | 制造商:ICS 功能描述: 制造商:ICS 功能描述:Electronic Component |
| ICS9148BF-26 | 制造商:ICS 功能描述: 制造商:ICS 功能描述:ELECTRONIC COMPONENT 制造商:Integrated Device Technology Inc 功能描述:CPU SYSTEM CLOCK GENERATOR, 48 Pin, Plastic, SSOP |
| ICS9148BF-26T | 制造商:ICS 功能描述: 制造商:ICS 功能描述:CPU SYSTEM CLOCK GENERATOR, 48 Pin, Plastic, SSOP 制造商:Integrated Device Technology Inc 功能描述:CPU SYSTEM CLOCK GENERATOR, 48 Pin, Plastic, SSOP |
| ICS9148F01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| ICS9148F-02 | 功能描述:IC CLK SYNTHESIZER CHIP 48-SSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購，3分鐘左右您將得到回復。