- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360779 > ICS9150F-02 Pentium Pro™ and SDRAM Frequency Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS9150F-02 |
| 英文描述： | Pentium Pro™ and SDRAM Frequency Generator |
| 文件頁(yè)數(shù)： | 7/14頁(yè) |
| 文件大?。?/td> | 329K |
| 代理商： | ICS9150F-02 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
7
ICS9150-01
Power Management
Clock Enable Configuration
ICS9150-01 Power Management Requirements
Full clock cycle timing is guaranteed at all times after the system has initially powered up except where noted. The first clock
pulse coming out of a stopped clock condition may be slightly distorted due to clock network charging circuitry. Board routing
and signal loading may have a large impact on the initial clock distortion also.
Notes.
1. Clock on latency is defined from when the clock enable goes active to when the first valid clock comes out of the device.
2. Clock off latency is defined from when the clock enable goes inactive to when the last clock is driven low out of the device.
Byte 5: Peripheral Clock Register
Notes:
1 = Enabled; 0 = Disabled, outputs held low
T
7
6
5
4
3
2
1
0
I
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
#
N
-
2
4
5
5
-
-
-
3
I
P
D
W
1
1
1
1
1
1
1
1
P
N
O
I
T
P
I
R
C
S
E
D
d
2
1
0
d
d
d
n
A
(
e
C
I
C
I
C
I
e
e
e
v
R
A
O
I
A
O
I
A
O
I
v
R
v
R
v
R
F
E
R
)
a
)
a
)
a
n
A
(
n
A
(
n
A
(
P
P
P
5
)
a
0
#
P
O
T
S
_
U
P
C
#
P
O
T
S
_
C
P
K
L
C
U
P
C
K
L
C
I
C
P
,
k
,
c
o
A
,
E
R
P
A
O
n
n
u
R
n
n
u
R
n
n
u
R
n
n
u
R
C
r
D
S
h
O
M
R
s
C
g
g
g
g
I
I
l
C
s
O
C
V
0
0
1
1
0
1
0
1
w
w
0
0
o
o
L
L
w
0
w
o
L
0
o
L
g
g
g
g
n
n
u
R
n
n
u
R
n
n
u
R
n
n
u
R
g
g
g
g
n
n
u
R
n
n
u
R
n
n
u
R
n
n
u
R
z
H
M
3
3
z
z
H
H
M
M
6
6
6
6
z
H
M
3
3
L
A
N
G
I
S
E
T
A
T
S
L
A
N
G
I
S
y
f
K
L
c
e
L
s
d
e
I
C
P
g
n
n
u
e
g
n
f
.
N
C
1
1
1
1
#
P
O
T
S
_
U
P
C
)
)
)
)
e
e
e
e
a
D
(
a
E
(
a
D
(
a
E
(
0
1
0
1
2
1
#
P
O
T
S
_
C
P
2
1
Byte 6: Optional Register for Future
Notes:
1. Byte 6 is reserved by Integrated Circuit Systems for
future applications.
T
7
6
5
4
3
2
1
0
I
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
#
N
-
-
-
-
-
-
-
-
I
P
D
W
1
1
1
1
1
1
1
1
P
N
O
I
T
P
I
R
C
S
E
D
d
d
d
d
d
d
d
d
e
e
e
e
e
e
e
e
v
R
v
R
v
R
v
R
v
R
v
R
v
R
v
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9150F-04 | Pentium Pro⑩ and SDRAM Frequency Generator |
| ICS9150F-08 | Frequency Generator & Integrated Buffers for Pentium/Pro⑩ |
| ICS9150-01 | Pentium Pro⑩ and SDRAM Frequency Generator |
| ICS9150-02 | Pentium Pro™ and SDRAM Frequency Generator |
| ICS9150-04 | Pentium Pro⑩ and SDRAM Frequency Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9150F-04 | 制造商:ICS 制造商全稱:ICS 功能描述:Pentium Pro⑩ and SDRAM Frequency Generator |
| ICS9150F04T | 制造商:ICS 功能描述:New |
| ICS9150F-08 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Pentium/Pro⑩ |
| ICS9150F-11 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator |
| ICS9154A-27CS16 | 功能描述:IC FREQUENCY GENERATOR 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。