- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9678 > ICS9161A-01CW16LF (IDT, Integrated Device Technology Inc)IC FREQUENCY GENERATOR 16-SOIC PDF資料下載
參數資料
| 型號： | ICS9161A-01CW16LF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數： | 13/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FREQUENCY GENERATOR 16-SOIC |
| 標準包裝： | 46 |
| 類型： | 時鐘/頻率發(fā)生器 |
| PLL： | 是 |
| 主要目的： | 圖形應用 |
| 輸入： | 時鐘，晶體 |
| 輸出： | 時鐘 |
| 電路數： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 120MHz |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 16-SOIC |
| 包裝： | 管件 |
| 其它名稱： | 800-1970-5 9161A-01CW16LF ICS9161A-01CW16LF-ND |
7
ICS9161A
0210I—03/21/05
Power Management Issues
Power-down mode 1
The ICS9161A contains a mechanism to reduce the
quiescent power when stand-by operation is desired.
Power-down mode 1 is invoked by polling PD# low and
having the proper CNTL register bit set to zero. In this
mode, VCOs are shut down, the VCLK output is forced
high, and the MCLK output is set to a user-defined low
frequency value to refresh dynamic RAM.
The power-down MCLK value is determined by the following
equation:
MCLKPD = FREF/(PWRDWN register divisor value)
The power-down register divisor is determined according
to the 4-bit word programmed into the PWRDWN register
(see table below).
Power-down mode 2
When there is no need for any output during power-down,
an alternate mode is available which will completely shut
down all outputs and the reference oscillator, but still
preserves all register contents. Power-down mode 2 in
invoked by first programming the power-down bit in the
CNTL register and then pulling the PD# pin low.
The PD# pin
The PD# pin has a standard internal pull-up resistor during
normal operation. When the chip goes into power-down
mode 1 or 2, the normal pull-up resistor is dynamically
switched to a weak pull-up, which reduces power
consumption. If the PD# pin is allowed to float after it has
been
pulled
down, the weak pull-up will bring the signal high and allow
the device to resume operation.
Power-Down Register Table
s
t
i
b
N
W
D
R
W
PN
W
D
R
W
Pn
w
o
d
-
r
e
w
o
PD
P
K
L
C
M
3
P2
P1
P0
Pe
u
l
a
V
r
e
t
s
i
g
e
Rr
o
s
i
v
i
Df
(
F
E
R
)
8
1
8
1
3
.
4
1
=
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
2
3
4
5
6
7
)
t
l
u
a
f
e
d
(
8
9
A
B
C
D
E
F
a
/
n
2
3
0
3
8
2
6
2
4
2
0
2
8
1
6
1
4
1
2
1
0
1
8
6
4
a
/
n
z
H
k
4
.
7
4
z
H
k
3
.
7
4
z
H
k
4
.
1
5
z
H
k
7
.
0
5
z
H
k
6
.
6
9
5
z
H
k
8
.
0
5
6
z
H
k
9
.
5
1
7
z
H
k
5
.
5
9
7
z
H
k
9
.
4
9
8
z
H
M
2
0
.
1
z
H
M
9
1
.
1
z
H
M
3
4
.
1
z
H
M
9
7
.
1
z
H
M
9
3
.
2
z
H
M
8
5
.
3
相關PDF資料 |
PDF描述 |
|---|---|
| MS3451L18-9PZ | CONN RCPT 7POS CBL MNT W/PINS |
| MS3451L18-9PY | CONN RCPT 7POS CBL MNT W/PINS |
| MS27467T25B2P | CONN PLUG 100POS STRAIGHT W/PINS |
| MS3116F22-55SZ | CONN PLUG 55POS STRAIGHT W/SCKT |
| SP3243EBER-L/TR | IC TXRX RS232 INTELLIGENT 32QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ICS9161A-01CW16LFT | 功能描述:IC FREQUENCY GENERATOR 16-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| ICS9161A-01CW16T | 功能描述:IC FREQUENCY GENERATOR 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS9161-XXCN16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS9161-XXCW16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS9169A-70 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Frequency Generator for Workstation Systems |
發(fā)布緊急采購，3分鐘左右您將得到回復。