參數(shù)資料
型號(hào)： ICS9161A-01CW16T
廠商： IDT, Integrated Device Technology Inc
文件頁(yè)數(shù)： 11/15頁(yè)
文件大?。?/td> 0K
描述： IC FREQUENCY GENERATOR 16-SOIC
標(biāo)準(zhǔn)包裝： 1,000
類(lèi)型： 時(shí)鐘/頻率發(fā)生器
PLL： 是
主要目的： 圖形應(yīng)用
輸入： 時(shí)鐘，晶體
輸出： 時(shí)鐘
電路數(shù)： 1
比率 - 輸入:輸出： 2:2
差分 - 輸入:輸出： 無(wú)/無(wú)
頻率 - 最大： 120MHz
電源電壓： 4.75 V ~ 5.25 V
工作溫度： 0°C ~ 70°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 16-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 16-SOIC
包裝： 帶卷 (TR)
其它名稱(chēng)： 9161A-01CW16T
5
ICS9161A
0210I—03/21/05
Serial Programming Architecture
The pins SEL0 and SEL1 perform the dual functions of
select-ing registers and serial programming. In serial
programming mode, SEL0 acts as a clock pin while SEL1
acts as the data pin. The ICS9161A-01 may not be serially
programmed when in power-down mode.
In order to program a particular register, an unlocking
sequence must occur.The unlocking sequence is detailed
in the following timing diagram:
Serial Data Register
The serial data is clocked into the serial data register in the
order described in Figure 1 below (Serial Data Timing).
The serial data is sent as follows: An individual data bit is
sampled on the rising edge of CLK.The complement of the
data bit must be sampled on the previous falling edge of
CLK. The setup and hold time requirements must be met
on both CLK edges. For specifics on timing, see the timing
diagrams on pages 10, 11 and 12.
The bits are shifted in this order: a start bit, 21 data bits,
3 address bits (which designate the desired register), and
a stop bit. A total of 24 bits must always be loaded into the
serial data register or an error is issued. Following the entry
of the last data bit, a stop bit or load command is issued
by bringing DATA high and toggling CLK high-to-low and
low-to-high. The unlocking mechanism then resets itself
following the load. Only after a time-out period are the
SEL0 and SEL1 pins allowed to return to a register
selection function.
Since the VCLK registers are selected by the SEL0 and
SEL1 pins, and since any change in their state may affect
the output frequency, new data input on the selection bits
is only permitted to pass through the decode logic after the
watchdog timer has timed out.This delay of SEL0 or SEL1
data permits a serial program cycle to occur without
affecting the current register selection.
The unlock sequence consists of at least five low-to-high
transitions of CLK while data is high, followed immediately
by a single low-to-high transition while data is low. Following
this unlock sequence, data can be loaded into the serial
data register.This programming must include the start bit,
shown in Figure 1.
Following any transition of CLK or DATA, the watchdog
timer is reset and begins counting. The watchdog timer
ensures that successive rising edges of CLK and DATA do
not violate the time-out specification of 2ms. If a time-out
occurs, the lock mechanism is reset and the data in the
serial data register is ignored.
Figure 1: Serial Data Timing
相關(guān)PDF資料
PDF描述
ICS91730AMLF IC CLOCK GENERATOR LOW EMI 8SOIC
ICS9173B-15CS08LF IC PLL VIDEO GENLOCK 8SOIC
ICS9248BF-138LFT IC FREQ GENERATOR/BUFFER 48-SSOP
ICS9250BF-12LF IC FREQ TIMING GENERATOR 56-SSOP
ICS9250BF-28 IC FREQ GENERATOR/BUFFER 56-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS9161-XXCN16 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Video/Graphics Clock Generator
ICS9161-XXCW16 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Video/Graphics Clock Generator
ICS9169A-70 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:Frequency Generator for Workstation Systems
ICS9169AM-70 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Frequency Generator for Workstation Systems
ICS9169C-231 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Frequency Generator for Pentium Based Systems
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*