- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360784 > ICS9342yF-T 133MHz Clock Generator and Integrated Buffer for PowerPC⑩ PDF資料下載
參數(shù)資料
| 型號： | ICS9342yF-T |
| 英文描述： | 133MHz Clock Generator and Integrated Buffer for PowerPC⑩ |
| 中文描述： | 133MHz的時鐘發(fā)生器和集成緩沖器，用于PowerPC的⑩ |
| 文件頁數(shù)： | 3/10頁 |
| 文件大小： | 175K |
| 代理商： | ICS9342YF-T |
ICS9342
Third party brands and names are the property of their respective owners.
Frequency Selection
1
L
E
S
_
T
U
O
0
L
E
S
_
T
U
O
T
)
U
H
O
M
(
2
V
I
D
)
H
_
T
M
U
(
O
F
)
H
E
R
M
(
1
1
8
4
4
2
8
1
3
1
1
0
0
4
0
2
8
1
3
1
0
1
4
6
2
3
8
1
3
1
0
0
8
4
#
8
4
8
1
3
1
#
T
S
O
O
B
#
T
S
E
T
2
S
F
1
S
F
0
S
F
U
z
P
H
C
M
I
z
C
H
P
M
F
z
E
H
R
M
E
U
d
L
A
e
a
V
/
P
e
S
Y
S
T
S
f
S
n
X
1
1
1
1
3
3
3
1
3
3
3
8
1
3
1
d
a
S
n
w
o
D
%
5
o
0
X
1
1
1
0
0
0
0
1
3
3
3
8
1
3
1
d
a
S
n
w
o
D
%
5
o
0
X
1
1
0
1
3
3
8
3
3
3
8
1
3
1
d
a
S
n
w
o
D
%
5
o
0
X
1
1
0
0
6
6
6
3
3
3
8
1
3
1
d
a
S
n
w
o
D
%
5
o
0
X
1
0
1
1
3
3
3
1
6
6
6
8
1
3
1
d
a
S
n
w
o
D
%
5
o
0
X
1
0
1
0
0
0
0
1
6
6
6
8
1
3
1
d
a
S
n
w
o
D
%
5
o
0
X
1
0
0
1
3
3
8
6
6
6
8
1
3
1
d
a
S
n
w
o
D
%
5
o
0
X
1
0
0
0
6
6
6
6
6
6
8
1
3
1
d
a
S
n
w
o
D
%
5
o
0
1
0
1
1
1
2
6
4
1
6
3
8
1
3
1
d
a
S
r
e
C
%
5
2
+
1
0
1
1
0
9
9
0
1
6
3
8
1
3
1
d
a
S
r
e
C
%
5
2
+
1
0
1
0
1
8
5
9
6
3
8
1
3
1
d
a
S
r
e
C
%
5
2
+
1
0
1
0
0
1
3
7
6
3
8
1
3
1
d
a
S
r
e
C
%
5
2
+
1
0
0
1
1
2
6
4
1
3
7
8
1
3
1
d
a
S
r
e
C
%
5
2
+
1
0
0
1
0
9
9
0
1
3
7
8
1
3
1
d
a
S
r
e
C
%
5
2
+
1
0
0
0
1
8
5
9
3
7
8
1
3
1
d
a
S
r
e
C
%
5
2
+
1
0
0
0
0
1
3
7
3
7
8
1
3
1
d
a
S
r
e
C
%
5
2
+
0
0
1
1
1
8
9
1
1
0
0
3
8
1
3
1
d
a
S
r
e
C
%
5
2
+
0
0
1
1
0
0
0
9
0
0
3
8
1
3
1
d
a
S
r
e
C
%
5
2
+
0
0
1
0
1
3
9
7
0
0
3
8
1
3
1
d
a
S
r
e
C
%
5
2
+
0
0
1
0
0
8
R
=
C
P
,
R
=
U
P
C
,
d
o
M
t
T
0
0
0
1
1
8
9
1
1
0
0
6
8
1
3
1
d
a
S
r
e
C
%
5
2
+
0
0
0
1
0
0
0
9
0
0
6
8
1
3
1
d
a
S
r
e
C
%
5
2
+
0
0
0
0
1
3
9
7
0
0
6
8
1
3
1
d
a
S
r
e
C
%
5
2
+
0
0
0
0
0
s
p
o
l
,
T
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9342 | 133MHz Clock Generator and Integrated Buffer for PowerPC⑩ |
| ICS93701 | DDR Phase Lock Loop Clock Driver |
| ICS93701YGT | DDR Phase Lock Loop Clock Driver |
| ICS93705 | DDR Phase Lock Loop Zero Delay Clock Buffer |
| ICS93705YF-T | DDR Phase Lock Loop Zero Delay Clock Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS93701 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR Phase Lock Loop Clock Driver |
| ICS93701YGT | 制造商:ICS 制造商全稱:ICS 功能描述:DDR Phase Lock Loop Clock Driver |
| ICS93705 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR Phase Lock Loop Zero Delay Clock Buffer |
| ICS93705YF-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR Phase Lock Loop Zero Delay Clock Buffer |
| ICS93712 | 制造商:ICS 制造商全稱:ICS 功能描述:2 DIMM DDR Fanout Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。