- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360785 > ICS93V857YG-125T 2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz) PDF資料下載
參數(shù)資料
| 型號： | ICS93V857YG-125T |
| 英文描述： | 2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz) |
| 中文描述： | 2.5V的寬量程頻率時鐘驅(qū)動器（33MHz的- 233MHz） |
| 文件頁數(shù)： | 2/9頁 |
| 文件大?。?/td> | 66K |
| 代理商： | ICS93V857YG-125T |
2
ICS93V855
0497B—06/01/04
Pin Descriptions
PIN #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
PIN NAME
GND
DDRC0
DDRT0
VDD2.5
CLK_INT
CLK_INC
AVDD2.5
AGND
GND
DDRC1
DDRT1
VDD2.5
DDRT2
DDRC2
GND
DDRC3
DDRT3
VDD2.5
GND
PIN TYPE
PWR
OUT
OUT
PWR
IN
IN
PWR
PWR
PWR
OUT
OUT
PWR
OUT
OUT
PWR
OUT
OUT
PWR
PWR
DESCRIPTION
Ground pin.
"Complimentary" Clock of differential pair output.
"True" Clock of differential pair output.
Power supply, nominal 2.5V
"True" reference clock input.
"Complimentary" reference clock input.
2.5V Analog Power pin for Core PLL
Analog Ground pin for Core PLL
Ground pin.
"Complimentary" Clock of differential pair output.
"True" Clock of differential pair output.
Power supply, nominal 2.5V
"True" Clock of differential pair output.
"Complimentary" Clock of differential pair output.
Ground pin.
"Complimentary" Clock of differential pair output.
"True" Clock of differential pair output.
Power supply, nominal 2.5V
Ground pin.
20
FB_INC
IN
Complement single-ended feedback input, provides feedback signal to
internal PLL for synchronization with CLK_INT to eliminate phase error.
21
FB_INT
IN
True single-ended feedback input, provides feedback signal to internal
PLL for synchronization with CLK_INT to eliminate phase error.
22
VDD2.5
PWR
Power supply, nominal 2.5V
True single-ended feedback output, dedicated external feedback. It
switches at the same frequency as other DDR outputs, This output must
be connect to FB_INT.
Complement single-ended feedback output, dedicated external feedback.
It switches at the same frequency as other DDR outputs, This output must
be connect to FB_INC.
Ground pin.
Power supply, nominal 2.5V
"True" Clock of differential pair output.
"Complimentary" Clock of differential pair output.
23
FB_OUTT
OUT
24
FB_OUTC
OUT
25
26
27
28
GND
VDD2.5
DDRT4
DDRC4
PWR
PWR
OUT
OUT
相關PDF資料 |
PDF描述 |
|---|---|
| ICS93V857YG-130T | 2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz) |
| ICS93V857yL-025T | 2.5V Wide Range Frequency Clock Driver |
| ICS93V857yL-125T | 2.5V Wide Range Frequency Clock Driver |
| ICS93V857yL-130T | 2.5V Wide Range Frequency Clock Driver |
| ICS94201yFT | Programmable System Frequency Generator for PII/III⑩ |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS93V857YG-130T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz) |
| ICS93V857YL-025T | 制造商:ICS 制造商全稱:ICS 功能描述:2.5V Wide Range Frequency Clock Driver |
| ICS93V857YL-125T | 制造商:ICS 制造商全稱:ICS 功能描述:2.5V Wide Range Frequency Clock Driver |
| ICS93V857YL-130T | 制造商:ICS 制造商全稱:ICS 功能描述:2.5V Wide Range Frequency Clock Driver |
| ICS94201 | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable System Frequency Generator for PII/III⑩ |
發(fā)布緊急采購，3分鐘左右您將得到回復。